View AD9974BBCZ_4002405.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

dual-channel, 14-bit, ccd signal processor with precision timing core ad9974 rev. a information furnished by analog devices is believed to be accurate and reliable. however, no responsibility is assumed by analog devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. specifications subject to change without notice. no license is granted by implication or otherwise under any patent or patent rights of analog devices. trademarks and registered trademarks are the property of their respective owners. one technology way, p.o. box 9106, norwood, ma 02062-9106, u.s.a. tel: 781.329.4700 www.analog.com fax: 781.461.3113 ?2009 analog devices, inc. all rights reserved. features 1.8 v analog and digital core supply voltage correlated double sampler (cds) with ?3 db, 0 db, +3 db, and +6 db gain 6 db to 42 db, 10-bit variable gain amplifier (vga) 14-bit, 65 mhz analog-to-digital converter (adc) black level clamp with variable level control complete on-chip timing generator precision timing core with 240 ps resolution @ 65 mhz on-chip 3 v horizontal and rg drivers 100-lead, 9 mm 9 mm, 0.8 mm pitch, csp_bga package internal low dropout (ldo) regulator circuitry applications professional hdtv camcorders professional/high end digital cameras broadcast cameras industrial high speed cameras general description the ad9974 is a highly integrated, dual-channel, charge- coupled device (ccd) signal processor for high speed digital video camera applications. each channel is specified at pixel rates of up to 65 mhz. the ad9974 consists of a complete analog front end (afe) with analog-to-digital conversion, combined with a programmable timing driver. the precision timing? core allows adjustment of high speed clocks with approximately 240 ps resolution at 65 mhz operation. each afe includes black level clamping, cds, vga, and a 65 msps, 14-bit adc. the timing driver provides the high speed ccd clock drivers for the rg_a, rg_b, h1_a to h4_a, and h1_b to h4_b outputs. a 3-wire serial interface is used to program each channel of the ad9974. available in a space-saving, 9 mm 9 mm, csp_bga package, the ad9974 is specified over an operating temperature range of ?25c to +85c. functional block diagram ad9974 sync generator precision timing core internal clocks horizontal drivers rg_b rg_a h1_a to h4_ a 4 h1_b to h4_b 4 hd_a vd_a hd_b vd_b internal registers sl_a sdata_a sl_b sdata_b sck_a sck_b cli_a cli_b clamp dout_a ccdinp_a 6db to 42db vga adc cds 14 clamp dout_b ccdinp_b 6db to 42db vga adc cds 14 reft_b refb_b vref_b reft_ a refb_ a vref_a ?3, 0, +3, +6db ?3, 0, +3, +6db 1.8v output ldo a 1.8v output ldo b ccdinm_a ccdinm_b 0 5955-001 figure 1.
ad9974 rev. a | page 2 of 52 table of contents features .............................................................................................. 1 ? applications ....................................................................................... 1 ? general description ......................................................................... 1 ? functional block diagram .............................................................. 1 ? revision history ............................................................................... 2 ? specifications ..................................................................................... 3 ? channel-to-channel specifications ........................................... 3 ? timing specifications .................................................................. 4 ? digital specifications ................................................................... 5 ? analog specifications ................................................................... 6 ? absolute maximum ratings ............................................................ 8 ? thermal characteristics .............................................................. 8 ? esd caution .................................................................................. 8 ? pin configuration and function descriptions ............................. 9 ? typical performance characteristics ........................................... 11 ? equivalent input/output circuits ................................................ 12 ? terminology .................................................................................... 13 ? theory of operation ...................................................................... 14 ? programmable timing generation .............................................. 15 ? precision timing high speed timing core ............................. 15 ? horizontal clamping and blanking ......................................... 18 ? complete fieldcombining h-patterns ............................... 25 ? mode registers ........................................................................... 26 ? horizontal timing sequence example .................................... 28 ? analog front end description and operation ...................... 29 ? applications information .............................................................. 33 ? recommended power-up sequence ....................................... 33 ? standby mode operation .......................................................... 36 ? cli frequency change .............................................................. 36 ? circuit configuration ................................................................ 37 ? grounding and decoupling recommendations .................... 37 ? 3-wire serial interface timing ..................................................... 39 ? layout of internal registers ...................................................... 40 ? updating of register values ...................................................... 41 ? complete register listing ............................................................. 42 ? outline dimensions ....................................................................... 50 ? ordering guide .......................................................................... 50 ? revision history 10/09revision a: initial version changes to table 1 ............................................................................ 3 changes to table 3 ............................................................................ 4 changes to pin function descriptions table ............................... 9 changes to figure 11 ...................................................................... 12 changes to individual hblk pattern section ............................ 20 changes to table 14 ........................................................................ 25 added example register setting for power-up section ........... 34 added additional restrictions section ....................................... 35 changes to table 2 .......................................................................... 36 changes to 3 v system compatibility section ........................... 37 changes to grounding and decoupling recommendations section ............................................................ 37 changes to table 30 ........................................................................ 48 changes to table 31 ........................................................................ 49 changes to ordering guide .......................................................... 50
ad9974 rev. a | page 3 of 52 specifications x = a = b, unless otherwise noted. table 1. parameter min typ max unit temperature range operating ?25 +85 c storage ?65 +150 c power supply voltage avdd_x (afe, timing core) 1.6 1.8 2.0 v rgvdd_x (rg_x driver) 2.7 3.3 3.6 v hvdd_x (h1_x to h4_x drivers) 2.7 3.3 3.6 v dvdd_x (all other digital) 1.6 1.8 2.0 v drvdd_x (parallel data output drivers) 1.6 3.0 3.6 v iovdd_x (i/o supply without the use of ldo) 1.6 1.8 3.6 v power supply currents65 mhz operation avdd_x (1.8 v) 55 ma rgvdd_x (3.3 v, 20 pf rg load) 5 ma hvdd_x 1 (3.3 v, 200 pf total load on h1 to h4) 40 ma dvdd_x (1.8 v) 15 ma drvdd_x (3.0 v) 3 ma iovdd_x (1.8 v) 2 ma power supply currentsstandby mode operation reference standby 10 ma total shutdown 0.5 ma ldo 2 iovdd_x (i/o supply when using ldo) 3.0 v output voltage 1.85 v output current 60 100 ma clock rate (cli) 8 65 mhz 1 the total power dissipated by the hvdd (or rgvdd) supply can be approximated as follows: total hvdd power = [ c load hvdd pixel frequency ] hvdd. reducing the capacitive load and/or reducing the hvdd supply reduces the power dissipation. c load is the total capacitance seen by all h-outputs. 2 ldo should be used to supply only avdd and dvdd. channel-to-channel specifications x = a = b, t min to t max , avdd_x = dvdd_x = 1.8 v, f cli = 65 mhz, typical timing specifications, unless otherwise noted. table 2. parameter min typ max unit test conditions/comments linearity mismatch 1 <0.5 % absolute value above 1?16 of maximum output code crosstalk error cds = 0 db channel a to channel b ?82 db full-scale step applied to channel a while measuring response on channel b channel b to channel a ?82 db full-scale step applied to channel b while measuring response on channel a 1 see the section for further measureme nt explanation. terminology
ad9974 rev. a | page 4 of 52 timing specifications x = a = b, c l = 20 pf, avdd_x = dvdd_x = 1.8 v, f cli = 65 mhz, unless otherwise noted. table 3. parameter min typ max unit comments master clock (cli) see figure 17 cli clock period (t conv ) 15.38 ns cli high/low pulse width (t adc ) 6.9 7.7 8.9 ns delay from cli rising edge to internal pixel position 0 (t clidly ) 5 ns afe shp rising edge to shd rising edge (t s1 ) 6.9 7.7 8.5 ns see figure 21 afe pipeline delay 16 cycles see figure 22 clpob pulse width (programmable) (t cob ) 1 2 20 pixels hd pulse width t conv ns vd pulse width 1 hd period ns serial interface see figure 52 maximum sck frequency (f sclk ) 40 mhz sl to sck setup time (t ls ) 10 ns sck to sl hold time (t lh ) 10 ns sdata valid to sck rising edge setup (t ds ) 10 ns sck rising edge to sdata valid hold (t dh ) 10 ns h-counter reset specifications see figure 49 hd pulse width t conv ns vd pulse width 1 hd period ns vd falling edge to hd falling edge(t vdhd ) 0 vd period ? t conv ns hd falling edge to cli rising edge(t hdcli ) 3 t conv ? 2 ns cli rising edge to shploc (internal sample edge) (t clishp ) 3 t conv ? 2 ns timing core setting restrictions inhibited region for shp edge location (t shpinh ) (see figure 21 ) 2 50 64/0 edge location inhibited region for shp or shd with respect to h-clocks (see figure 21 ) 3 , 4 , 5 , 6 retime = 0, mask = 0 (t shdinh ) h negloc ? 15 h negloc ? 0 edge location retime = 0, mask = 1 (t shdinh ) h posloc ? 15 h posloc ? 0 edge location retime = 1, mask = 0 (t shpinh ) h negloc ? 15 h negloc ? 0 edge location retime = 1, mask = 1 (t shpinh ) h posloc ? 15 h posloc ? 0 edge location inhibited region for doutphase edge location (t doutinh ) (see figure 21 ) shdloc + 0 shdloc + 15 edge location 1 minimum clpob pulse width is for functional operation only. wide r typical pulses are recommended to achieve good clamp perform ance. 2 only applies to slave mode operation. the inhibited area for shp is needed to meet the timing requirements for t clishp for proper h-counter reset operation. 3 when 0x34[2:0] hxblkretime bits are enabled, the inhibit region for shd location changes to inhibit region for shp location. 4 when sequence register 0x09[23:21] hblk masking registers are set to 0, the h-edge reference becomes h negloc. 5 the h-clock signals that have shp/shd inhibit regions depend on the hclk mode: mode 1 = h1, mode 2 = h1, h2, and mode 3 = h1, h3. 6 these specifications apply when h1pol, h2pol, rgpol, and hlpol are all set to 1 (default setting).
ad9974 rev. a | page 5 of 52 digital specifications x = a = b, iovdd_x = 1.6 v to 3.6 v, rgvdd_x = hvdd_x = 2.7 v to 3.6 v, c l = 20 pf, t min to t max , unless otherwise noted. table 4. parameter min typ max unit test conditions/comments logic inputs high level input voltage (v ih ) iovdd ? 0.6 v low level input voltage (v il ) 0.6 v high level input current (i ih ) 10 a low level input current (i il ) 10 a input capacitance (c in ) 10 pf logic outputs high level output voltage (v oh ) iovdd ? 0.5 v i oh = 2 ma low level output voltage (v ol ) 0.5 v i ol = 2 ma cli input (cli_bias = 0) high level input voltage (v ihcli ) iovdd/2 + 0.5 v low level input voltage (v ilcli ) iovdd/2 ? 0.5 v h-driver outputs high level output voltage at maximum current (v oh ) hvdd ? 0.5 v low level output voltage at maximum current 0.5 v maximum output current (programmable) (v ol ) 30 ma maximum load capacitance 100 pf
ad9974 rev. a | page 6 of 52 analog specifications x = a = b, avdd_x = 1.8 v, f cli = 65 mhz, typical timing specifications, t min to t max , unless otherwise noted. table 5. parameter min typ max unit test conditions/comments cds 1 allowable ccd reset transient 0.5 0.8 v cds gain accuracy ?3 db cds gain ?3.3 ?2.8 ?2.3 0 db cds gain (default) ?0.7 ?0.2 +0.3 3 db cds gain 2.3 2.8 3.3 6 db cds gain 4.9 5.4 5.9 maximum input voltage vga gain = 5.6 db (code 15, default value) ?3 db cds gain 1.4 v p-p 0 db cds gain (default) 1.0 v p-p 3 db cds gain 0.7 v p-p 6 db cds gain 0.5 v p-p allowable ob pixel amplitude 0 db cds gain (default) ?100 +200 mv 6 db cds gain ?50 +100 mv variable gain amplifier (vga_x) gain control resolution 1024 steps gain monotonicity guaranteed low gain setting (vga code 15, default) 6 db maximum gain setting (vga code 1023) 42 db black level clamp clamp level resolution 1024 steps minimum clamp level (code 0) 0 lsb measured at adc output maximum clamp level (code 1023) 1023 lsb measured at adc output adc (chn_a and chn_b) resolution 14 bits differential nonlinearity (dnl) ?1.0 0.5 +1.2 lsb no missing codes guaranteed integral nonlinearity (inl) 5 15 lsb full-scale input voltage 2.0 v voltage reference reference top voltage (reft_x) 1.4 v reference bottom voltage (refb_x) 0.4 v system performance specifications include entire signal chain vga gain accuracy 0 db cds gain (default) low gain (code 15) 5.1 5.6 6.1 db gain = (0.0359 code) + 5.1 db maximum gain (code 1023) 41.3 41.8 42.3 db peak nonlinearity, 500 mv input signal 0.1 0.4 % 12 db total gain applied total output noise 2 lsb rms ac-g rounded input, 6 db gain applied power supply rejection (psr) 48 db me asured with step change on supply 1 input signal characteristics are defined as shown in . figure 2
ad9974 rev. a | page 7 of 52 200mv max optical black pixel minimum input limit (avss ? 0.3v) maximum input limit = lesser of 2.2v or (avdd + 0.3v) +1.8v typ (avdd) 0v (avss) +1.3v typ (avdd ? 0.5v) dc restore voltage 500mv typ reset transient 800mv maximum 1v maximum input signal range (0db cds gain) 05957-002 figure 2. input signal characteristics
ad9974 rev. a | page 8 of 52 absolute maximum ratings ratings apply to both channel a and channel b, unless otherwise noted. table 6. parameter rating avdd to avss ?0.3 v to +2.2 v dvdd to dvss ?0.3 v to +2.2 v drvdd to drvss ?0.3 v to +3.9 v iovdd to dvss ?0.3 v to +3.9 v hvdd to hvss ?0.3 v to +3.9 v rgvdd to rgvss ?0.3 v to +3.9 v any vss ?0.3 v to +0.3 v rg output to rgvss ?0.3 v to rgvdd + 0.3 v h1 to h4, hl output to hvss ?0.3 v to hvdd + 0.3 v sck, sl, sdi to dvss ?0.3 v to iovdd + 0.3 v reft, refb, ccdinm, ccdinp to avss ?0.2 v to avdd + 0.2 v junction temperature 150c lead temperature (10 sec) 350c stresses above those listed under absolute maximum ratings may cause permanent damage to the device. this is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. exposure to absolute maximum rating conditions for extended periods may affect device reliability. thermal characteristics ja is measured using a 4-layer pcb with the exposed paddle soldered to the board. table 7. thermal resistance package type ja unit 100-lead, 9 mm 9 mm, csp_bga 38.3 c/w esd caution
ad9974 rev. a | page 9 of 52 pin configuration and fu nction descriptions 1 a1 corner index area 2345678910 a b c d e f g h j k ad9974 top view (not to scale) 05955-003 figure 3. pin configuration table 8. pin function descriptions ball location mnemonic type 1 description b2 sl_a di 3-wire serial load for channel a. c2 sdata_a di 3-wire serial data for channel a. d2 sck_a di 3-wire serial clock for channel a. c1 reft_a ao reference with top decoupling for channel a. decouple with 0.1 f to avss_a. d1 refb_a ao reference with bottom decoupling for channel a. decouple with 0.1 f to avss_a. a1 ccdinm_a ai analog input for channel a image sensor signal. f4 h1_a do ccd horizontal clock 1 for channel a. f3 h2_a do ccd horizontal clock 2 for channel a. d4 h3_a do ccd horizontal clock 3 for channel a. d3 h4_a do ccd horizontal clock 4 for channel a. b4 rg_a do ccd reset gate clock for channel a. j2 drvss_a p digital driver ground for channel a. k3 drvdd_a p digital driver supply for channel a: 1.8 v or 3.0 v. e3 hvss_a p h1_a to h4_a driver ground for channel a. e4 hvdd_a p h1_a to h4_a driver supply for channel a: 3.0 v. c3 rgvss_a p rg_a driver ground for channel a. c4 rgvdd_a p rg_a driver supply for channel a: 3.0 v. b3 iovdd_a p digital i/o supply: 1.8 v or 3.0 v (hd, vd, sl, sck, sdata) and ldo input (3.0 v only) when ldo is used. a4 cli_a di master clock input for channel a. b1 avss_a p analog ground for channel a. a2 ccdinp_a ai analog input for channel a image sensor signal. f2 dvss_a p digital ground for channel a. f1 dvdd_a p digital supply for channel a: 1.8 v. e2 vd_a di vertical sync pulse for channel a. e1 hd_a di horizontal sync pulse for channel a. b8 sl_b di 3-wire serial load for channel b. c8 sdata_b di 3-wire serial data for channel b. a5 ldo_out_a p 1.8 v ldo output from channel a. a6 ccdinm_b ai analog input for channel b image sensor signal. d8 sck_b di 3-wire serial clock for channel b. c7 reft_b ao reference with top decoupling for channel b. decouple with 0.1 f to avss_b. d7 refb_b ao reference with bottom decoupling for channel b. decouple with 0.1 f to avss_b. a7 ccdinp_b ai analog input for channel b image sensor signal. f10 h1_b do ccd horizontal clock 1 for channel b. f9 h2_b do ccd horizontal clock 2 for channel b.
ad9974 rev. a | page 10 of 52 ball location mnemonic type 1 description d10 h3_b do ccd horizontal clock 3 for channel b. d9 h4_b do ccd horizontal clock 4 for channel b. b10 rg_b do ccd reset gate clock for channel b. j8 drvss_b p digital driver ground for channel b. k9 drvdd_b p digital driver supply for channel b: 1.8 v or 3.0 v. e9 hvss_b p h1_b to h4_b driver ground for channel b. e10 hvdd_b p h1_b to h4_b driver supply for channel b: 3.0 v. c9 rgvss_b p rg_b driver ground for channel b. c10 rgvdd_b p rg_b driver supply for channel b: 3.0 v. b9 iovdd_b p digital i/o supply: 1.8 v or 3.0 v (hd, vd, sl, sck, sdata) and ldo input (3.0 v only) when ldo is used. a10 ldo_out_b p 1.8 v ldo output from channel b. b7 avss_b p analog ground for channel b. a8 avdd_b p analog supply for channel b: 1.8 v. f8 dvss_b p digital ground for channel b. f7 dvdd_b p digital supply for channel b: 1.8 v. e8 vd_b di vertical sync pulse for channel b. e7 hd_b di horizontal sync pulse for channel b. a3 avdd_a p analog supply for channel a: 1.8 v. g1 d0_a do data outputs channel a. h1 d1_a do data outputs channel a. j1 d2_a do data outputs channel a. k1 d3_a do data outputs channel a. g2 d4_a do data outputs channel a. h2 d5_a do data outputs channel a. k2 d6_a do data outputs channel a. g3 d7_a do data outputs channel a. h3 d8_a do data outputs channel a. j3 d9_a do data outputs channel a. k4 d10_a do data outputs channel a. j4 d11_a do data outputs channel a. h4 d12_a do data outputs channel a. g4 d13_a do data outputs channel a. b5, c5, d5, e5, f5, g5, h5, j5, k5, b6, c6, d6, e6, f6, g6, h6, j6, k6 gnd p ground connection. a9 cli_b di master clock input for channel b. g7 d0_b do data outputs channel b. h7 d1_b do data outputs channel b. j7 d2_b do data outputs channel b. k7 d3_b do data outputs channel b. g8 d4_b do data outputs channel b. h8 d5_b do data outputs channel b. k8 d6_b do data outputs channel b. g9 d7_b do data outputs channel b. h9 d8_b do data outputs channel b. j9 d9_b do data outputs channel b. k10 d10_b do data outputs channel b. j10 d11_b do data outputs channel b. h10 d12_b do data outputs channel b. g10 d13_b do data outputs channel b. 1 ai = analog input, ao = analog output, di = digital input, do = digital output, p = power.
ad9974 rev. a | page 11 of 52 typical performance characteristics 05955-005 250 0 50 100 150 200 20 25 30 35 40 45 50 55 60 65 power (mw) sample rate (mhz) 1.8v supplies 3.3v supplies total power figure 4. power vs. sample rate 05955-006 180 160 140 120 100 80 60 40 20 0 0 5 10 15 20 25 30 35 40 45 rms output noise (lsb) vga gain (db) figure 5. rms output noise vs. vga gain 05955-007 lsb adc output code 0 0 1.0 ?1.0 0.8 0.6 0.4 0.2 ?0.2 ?0.4 ?0.6 ?0.8 2k 4k 6k 8k 10k 12k 14k 16k figure 6. differential nonlinearity 05955-008 lsb adc output code 0 10 ?8 2k 4k 6k 8k 10k 12k 14k 16k 8 6 4 2 0 ?2 ?4 ?6 figure 7. integral nonlinearity 05955-009 inl mismatch (%) adc output code 1.0 ?1.0 1k 0.8 0.6 0.4 0.2 0 ?0.2 ?0.4 ?0.6 ?0.8 3k 5k 7k 9k 11k 13k 15k figure 8. linearity mismat ch vs. adc output code
ad9974 rev. a | page 12 of 52 equivalent input/output circuits r a v dd avss avss 05955-010 figure 9. ccdin input iovdd dvss 330 ? 05955-012 figure 10. digital inputs 05955-011 iovdd avss 330 ? cli 100k ? + figure 11. cli input, register 0x15[0] = 1 enables the bias circuit hvss or rgvss hvdd or rgvdd enable data output 0 5955-013 figure 12. h1 to h4 and rg outputs
ad9974 rev. a | page 13 of 52 terminology differential nonlinearity (dnl) an ideal adc exhibits code transitions that are exactly 1 lsb apart. dnl is the deviation from this ideal value. therefore, every code must have a finite width. no missing codes guaranteed to 14-bit resolution indicates that all 16,384 codes, each for its respective input, must be present over all operating conditions. peak nonlinearity peak nonlinearity, a full signal chain specification, refers to the peak deviation of the output of the ad9974 from a true straight line. the point used as zero scale occurs 0.5 lsb before the first code transition. positive full scale is defined as a level 1 lsb and 0.5 lsb beyond the last code transition. the deviation is measured from the middle of each particular output code to the true straight line. the error is then expressed as a percentage of the 2 v adc full-scale signal. the input signal is always appropriately gained up to fill the adc full-scale range. tot a l o utput noi s e the rms output noise is measured using histogram techniques. the standard deviation of the adc output codes is calculated in lsb and represents the rms noise level of the total signal chain at the specified gain setting. the output noise can be converted to an equivalent voltage using the relationship 1 lsb = ( adc full scale / 2 n codes ) where n is the bit resolution of the adc. for the ad9974, 1 lsb is approximately 122.0 v. linearity mismatch the linearity mismatch is calculated by taking the difference in inl of the two channels at input x, and then expressing the difference as a percentage of the output code at x. the values given in table 2 are obtained over the range of 1?16 and maximum of the output code. the general trend is for the linearity mismatch to decrease as the output approaches the maximum code, as shown in figure 8 . )( )()( (%) xcode output xbinlxainl mismatch linearity ? = channel b input voltage output code (lsb) xf s inl a(x) inl b(x) output (x) max/16 0 0 max channel a ideal 0 5955-004 figure 13. linearity mismatch definition power supply rejection (psr) the psr is measured with a step change applied to the supply pins. the psr specification is calculated from the change in the data outputs for a given step change in the supply voltage. crosstalk the crosstalk is measured while applying a full-scale step to one channel and measuring the interference on the opposite channel. ? ? ? ? ? ? ? ? = 384,16 )( log20)db( lsbceinterferen crosstalk
ad9974 rev. a | page 14 of 52 theory of operation ccd serial interface dout_a dout_b digital image processing asic v driver hd_a, vd_a, hd_b, vd_b cli_a, cli_b v1 > vx, vsg1 > vsgx, subck h1_a to h4_a, rg_a h1_b to h4_b, rg_b ad9974 integrated afe + td ccdinp_a ccdinm_a 05955-014 ccdinp_b ccdinm_b figure 14. typical application figure 14 shows the typical system block diagram for the ad9974. the charge-coupled device (ccd) output is processed by the analog front-end (afe) circuitry of the ad9974, consisting of a cds, vga, black level clamp, and adc. the digitized pixel information is sent to the digital image processor chip, which performs the postprocessing and compression. to operate the ccd, all ccd timing parameters are programmed into the ad9974 from the system asic through the 3-wire serial interface. from the system master clock, cli_x, which is provided by the image processor or external crystal, the ad9974 generates the horizontal clocks of the ccd and all internal afe clocks. all ad9974 clocks are synchronized with vd and hd inputs. all of the ad9974 horizontal pulses (clpob, pblk, and hblk) are programmed and generated internally. the h-drivers for h1 to h4 and rg are included in the ad9974, allowing these clocks to be directly connected to the ccd. an h-driver voltage of 3 v is supported in the ad9974. figure 15 and figure 16 show the maximum horizontal and vertical counter dimensions for the ad9974. all internal horizontal and vertical clocking is controlled by these counters, which specify line and pixel locations. maximum hd length is 8191 pixels per line, and maximum vd length is 8191 lines per field. 13-bit horizontal = 8192 pixels max 13-bit vertical = 8192 lines max maximum counter dimensions 0 5955-015 figure 15. vertical and horizontal counters vd hd max vd length is 8192 lines cli max hd length is 8192 pixels 05955-016 figure 16. maximum vd/hd dimensions
ad9974 rev. a | page 15 of 52 programmable timing generation precision timing high speed timing core the ad9974 generates flexible high speed timing signals using the precision timing core. this core, composed of the reset gate rg, horizontal driver h1 to horizontal driver h4, and shp/shd sample clocks, is the foundation for generating the timing for both the ccd and the afe. a unique architecture makes it routine for the system designer to optimize image quality by providing precise control over the horizontal ccd readout and the afe correlated double sampling. timing resolution the precision timing core uses a master clock input (cli_x) as a reference. this clock input should be the same as the ccd pixel clock frequency. figure 17 illustrates how the internal timing core divides the master clock period into 64 steps or edge positions; therefore, the edge resolution of the precision timing core is (t cli /64). for more information on using the cli input, refer to the applications information section. using a 65 mhz cli frequency, the edge resolution of the precision timing core is approximately 240 ps. if a 1 system clock is not available, it is possible to use a 2 reference clock by programming the clidivide register (address 0x0d). the ad9974 then internally divides the cli frequency by 2. high speed clock programmability figure 18 shows when the high speed clocks, rg, h1 to h4, shp, and shd, are generated. the rg pulse has programmable rising and falling edges and can be inverted using the polarity control. the h1 and h2 horizontal clocks have separate program- mable rising and falling edges, as well as separate polarity control. the ad9974 provides additional hclk-mode programmability, as described in table 9 . the edge location registers are each six bits wide, allowing the selection of all 64 edge locations. figure 21 shows the default timing locations for all of the high speed clock signals. p[0] p[64] = p[0] p[16] p[32] p[48] 1 pixel period cli t clidly position notes 1. the pixel clock period is divided into 64 positions, providing fine edge resolution for high speed clocks. 2. there is a fixed delay from the cli input to the internal pixel period position ( t clidly ). 0 5955-017 figure 17. high speed clock resolu tion from cli master clock input ccd s ign a l rg programmable clock positions: 1 shp sample location. 2 shd sample location. 3 rg rising edge. 4 rg falling edge. 5 h1 rising edge. 6 h1 falling edge. 1 2 34 h2, h4 h1, h3 56 05955-018 figure 18. high speed clock programmable locations (hclk mode 1)
ad9974 rev. a | page 16 of 52 12 43 h1 to h4 programmable locations: 1 h1 rising edge. 2 h1 falling edge. 3 h2 rising edge. 4 h2 falling edge. h2, h4 h1, h3 0 5955-019 figure 19. hclk mode 2 operation 12 4 3 h1 to h4 programmable locations: 1 h1 rising edge. 2 h1 falling edge. 3 h3 rising edge. 4 h3 falling edge. h3 h1 h2 h4 05955-020 figure 20. hclk mode 3 operation notes 1. all signal edges are fully programmable to any of the 64 positions within one pixel period. typical positions for each signal are shown. hclk mode 1 is shown. 2. certain positions should be avoided for each signal, shown above as inhibit regions. 3. if a setting in the inhibit region is used, an unstable pixel shift can occur in the hblk location or afe pipeline. p[0] cli rg p[64] = p[0] ccd signal p[32] p[16] p[48] position h2 rgr[0] rgf[16] shd shdloc[0] h1 h1r[0] h1f[32] t s1 shp shploc[32] doutphasep dataphasep[32] t doutinh t shdinh t shpinh 05955-021 figure 21. high speed timing default locations
ad9974 rev. a | page 17 of 52 table 9. hclk modes, selected by hclkmode register (address 0x23[7:5]) hclk mode register value description mode 1 001 h1 edges are programmable, with h3 = h1 and h2 = h4 = inverse of h1. mode 2 010 h1 edges are programmable, with h3 = h1. h2 edges are programmable, with h4 = h2. mode 3 100 h1 edges are programmable, with h2 = inverse of h1. h3 edges are programmable, with h4 = inverse of h3. invalid selection 000, 011, 101, 110, 111 invalid register settings. table 10. h1, h2, rgcontrol, drvcontrol , and sampcontrol register parameters parameter length (bits) range description polarity 1 high/low polarity control for h1/h3 and rg. 0 = no inversion. 1 = inversion. positive edge 6 0 to 63 edge location positive edge location for h1/h3 and rg. negative edge 6 0 to 63 edge location negative edge location for h1/h3 and rg. sample location 6 0 to 63 sample loca tion sampling location for shp and shd. drive control 3 0 to 7 current steps drive current for h1 to h4 and rg outputs, 0 to 7 steps of 4.3 ma each. notes 1. example shown for shdloc = 0. 2. higher values of shd and/or doutphase will shift dout transition to the right, with respect to cli location. doutphase clk dout ccdin cli shd (internal) adc out (internal) nn + 2 n+1 n+3 n+13 n+12 n+11 n+10 n+9 n+8 n+7 n+6 n+5 n+4 n+14 sample pixel n n+16 n+17 n+15 n?14 n?4 n?5 n?6 n?7 n?8 n?9 n?10 n?11 n?12 n?13 n?3 n?2 n?1 n n+1 n?15 n?16 n?17 t clidly pipeline latency = 16 cycles n?14 n?4 n?5 n?6 n?7 n?8 n?9 n?10 n?11 n?12 n?13 n?3 n?2 n?1 n n+1 n?15 n?16 n?17 t doutinh 0 5955-022 figure 22. pipeline delay of afe data outputs h-driver and rg outputs digital data outputs in addition to the programmable timing positions, the ad9974 features on-chip output drivers for the rg and h1 to h4 outputs. these drivers are powerful enough to drive the ccd inputs directly. the h-driver and rg-driver current can be adjusted for optimum rise/fall time into a particular load by using the drive strength control registers (address 0x35). use the register to adjust the drive strength in 4.3 ma increments. the minimum setting of 0 is equal to off or three-state, and the maximum setting of 7 is equal to 30.1 ma. for maximum system flexibility, the ad9974 uses the doutphase registers (address 0x37[11:0]) to select the location for the start of each new pixel data value. any edge location from 0 to 63 can be programmed. these registers determine the start location of the data output and the dclk rising edge with respect to the master clock input, cli_x. the pipeline delay through the ad9974 is shown in figure 22 . after the ccd input is sampled by shd, there is a 16-cycle delay until the data is available.
ad9974 rev. a | page 18 of 52 horizontal clamping and blanking the horizontal clamping and blanking pulses of the ad9974 are fully programmable to suit a variety of applications. individual control is provided for clpob, pblk, and hblk during the different regions of each field. this allows the dark pixel clamping and blanking patterns to be changed at each stage of the readout to accommodate different image transfer timing and high speed line shifts. individual clpob and pblk patterns the afe horizontal timing consists of clpob and pblk, as shown in figure 23 . these two signals are programmed inde- pendently using the registers in table 11 . the start polarity for the clpob or pblk signal is clpob_pol (pblk_pol), and the first and second toggle positions of the pulse are clpob_tog1 (pblk_tog1) and clpob_tog2 (pblk_tog2). both signals are active low and need to be programmed accordingly. two separate patterns for clpob and pblk can be programmed for each h-pattern, clpob0, clpob1, pblk0, and pblk1. the clpob_pat and pblk_pat field registers select which of the two patterns is used in each field. figure 34 shows how the sequence change positions divide the readout field into different regions. by assigning a different h-pattern to each region, the clpob and pblk signals can change with each change in the vertical timing. clpob and pblk masking area additionally, the ad9974 allows the clpob and pblk signals to be disabled during certain lines in the field without changing any of the existing pattern settings. there are three sets of start and end registers for both clpob and pblk that allow the creation of up to three masking areas for each signal. for example, to use the clpob masking, program the clpobmaskstart and clpobmaskend registers to specify the starting and ending lines in the field where the clpob patterns are to be ignored. figure 24 illustrates this feature. the masking registers are not specific to a certain h-pattern; they are always active for any existing field of timing. to disable the clpob and pblk masking feature, set these registers to the maximum value of 0x1fff. note that to disable clpob and pblk masking during power-up, it is recommended that clpobmaskstart (pblkmaskstart) be set to 8191 and clpobmaskend (pblkmaskend) be set to 0. this prevents any accidental masking caused by different register update events. 3 2 1 hd clpob pblk programmable settings: 1 start polarity (clamp and blank region are active low). 2 first toggle position. 3 second toggle position. active active 05955-023 figure 23. clamp and preblank pulse placement no clpob signal for line 600 vd hd no clpob signal for lines 6 to 8 clpobmaskstart1 = 6 clpobmaskend1 = 8 0 1 2 597 598 clpobmaskstart2 = clpobmaskend2 = 600 c lpob 05957-024 figure 24. clpob masking example
ad9974 rev. a | page 19 of 52 table 11. clpob and pblk pattern registers parameter length (bits) range description clpob0_tog1 13 0 to 8191 pixel location first clpob0 toggle position within the line for each v-sequence. clpob0_tog2 13 0 to 8191 pixel location second clpob0 toggle position within the line for each v-sequence. clpob1_tog1 13 0 to 8191 pixel location first clpob1 toggle position within the line for each v-sequence. clpob1_tog2 13 0 to 8191 pixel location second clpob1 toggle position within the line for each v-sequence. clpob_pol 9 high/low starting polarity of clpob for each v-sequence [8:0] (in field registers). clpob_pat 9 0 to 9 settings clpob pattern selection for each v-sequence [8:0] (in field registers). clpobmaskstart 13 0 to 8191 pixel location clpob mask star t position: three values available (in field registers). clpobmaskend 13 0 to 8191 pixel location clpob mask end position: three values available (in field registers). pblk0_tog1 13 0 to 8191 pixel location first pblk0 to ggle position within the line for each v-sequence. pblk0_tog2 13 0 to 8191 pixel location second pblk0 toggle position within the line for each v-sequence. pblk1_tog1 13 0 to 8191 pixel location first pblk1 to ggle position within the line for each v-sequence. pblk1_tog2 13 0 to 8191 pixel location second toggl e position within the line for each v-sequence. pblk_pol 9 high/low starting polarity of pblk for each v-sequence [8:0] (in field registers). pblk_pat 9 0 to 9 settings pblk pattern selection for each v-sequence [8:0] (in field registers). pblkmaskstart 13 0 to 8191 pixel location pblk mask star t position: three values available (in field registers). pblkmaskend 13 0 to 8191 pixel location pblk mask end position: three valu es available (in field registers). hd hblk basic hblk pulse is generated using hblktoge1 and hblktoge2 registers (hblkalt = 0). blank blank hblktoge1 hblktoge2 05955-025 figure 25. typical horizontal blanking pulse placement (hblkmode = 0) hd hblk h1/h3 h1/h3 h2/h4 the polarity of h1/h3 during blanking is programmable (h2/h4 polarity is separately programmable) 05955-026 figure 26. hblk masking control
ad9974 rev. a | page 20 of 52 individual hblk patterns the hblk programmable timing shown in figure 25 is similar to clpob and pblk; however, there is no start polarity control. only the toggle positions designate the start and the stop positions of the blanking period. additionally, as shown in figure 26 , there is a polarity control, hblkmask, for h1/h3 and h2/h4 that designates the polarity of the horizontal clock signals during the blanking period. setting hblkmask_h1 low sets h1 = h3 = low and hblkmask_h2 high sets h2 = h4 = high during the blanking. as with the clpob and pblk signals, hblk registers are available in each h-pattern group, allowing unique blanking signals to be used with different vertical timing sequences. the ad9974 supports three modes of hblk operation. hblk mode 0 supports basic operation and provides some support for special hblk patterns. hblk mode 1 supports pixel mixing hblk operation. hblk mode 2 supports advanced hblk opera- tion. the following sections describe each mode. register parameters are detailed in tabl e 12 . hblk mode 0 operation there are six toggle positions available for hblk. normally, only two of the toggle positions are used to generate the standard hblk interval. however, the additional toggle positions can be used to generate special hblk patterns, as shown in figure 27 . the pattern in this example uses all six toggle positions to generate two extra groups of pulses during the hblk interval. by changing the toggle positions, different patterns are created. separate toggle positions are available for even and odd lines. if alternation is not needed, load the same values into the registers for even (hblktoge) and odd (hblktogo) lines. hblk special h-blank pattern is created using multiple hblk toggle positions (hblkalt = 0). h1/h3 h2/h4 hblktoge1 hblktoge2 hblktoge3 hblktoge4 hblktoge5 hblktoge6 05955-027 figure 27. generating special hblk patterns table 12. hblk pattern registers register length (bits) range description hblk_mode 2 0 to 2 hblk modes enables different hblk toggle position operations. 0 = normal mode. six toggle positions available for even and odd lines. if even/odd alternation is not needed, set toggles for even/odd the same. 1 = pixel mixing mode. in addition to six toggle positions, the hblkstart, hblkend, hblklen, and hblkrep register s can be used to generate hblk patterns. if even/odd alternation is not needed, set toggles for even/odd the same. 2 = advanced hblk mode. divides hblk interval into six different repeat areas. uses hblkstarta/b/c and ra*h*repa/b/c registers. 3 = test mode only. do not access. hblkstart 13 0 to 8191 pixel location start location for hblk in hblk mode 1 and hblk mode 2. hblkend 13 0 to 8191 pixel location end location for hblk in hblk mode 1 and hblk mode 2. hblklen 13 0 to 8191 pixels hblk length in hblk mode 1 and hblk mode 2. hblkrep 13 0 to 8191 repetitions number of hblk repetitions in hblk mode 1 and hblk mode 2. hblkmask_h1 1 high/low masking pol arity for h1 and h3 during hblk. hblkmask_h2 1 high/low masking pol arity for h2 and h4 during hblk.
ad9974 rev. a | page 21 of 52 register length (bits) range description hblktogo1 13 0 to 8191 pixel location first hblk toggle position for odd lines in hblk mode 0 and hblk mode 1. hblktogo2 13 0 to 8191 pixel location second hblk toggle position for odd lines in hblk mode 0 and hblk mode 1. hblktogo3 13 0 to 8191 pixel location third hblk toggle position for odd lines in hblk mode 0 and hblk mode 1. hblktogo4 13 0 to 8191 pixel location fourth hblk toggle position for odd lines in hblk mode 0 and hblk mode 1. hblktogo5 13 0 to 8191 pixel location fifth hblk toggle position for odd lines in hblk mode 0 and hblk mode 1. hblktogo6 13 0 to 8191 pixel location sixth hblk toggle position for odd lines in hblk mode 0 and hblk mode 1. hblktoge1 13 0 to 8191 pixel location first hblk toggle position for even lines in hblk mode 0 and hblk mode 1. hblktoge2 13 0 to 8191 pixel location second hblk toggle position for even lines in hblk mode 0 and hblk mode 1. hblktoge3 13 0 to 8191 pixel location third hblk toggle position for even lines in hblk mode 0 and hblk mode 1. hblktoge4 13 0 to 8191 pixel location fourth hblk toggle position for even lines in hblk mode 0 and hblk mode 1. hblktoge5 13 0 to 8191 pixel location fifth hblk toggle position for even lines in hblk mode 0 and hblk mode 1. hblktoge6 13 0 to 8191 pixel location sixth hblk toggle position for even lines in hblk mode 0 and hblk mode 1. ra0h1repa/b/c 12 0 to 15 hclk pulses for each a, b, and c hblk repeat area 0. number of h1 repetitions for hblkstarta/b/c in hblk mode 2 for even lines; odd li nes are defined using hblkalt_pat. [3:0] ra0h1repa. number of h1 pulses following hblkstarta. [7:4] ra0h1repb. number of h1 pulses following hblkstartb. [11:8] ra0h1repc. number of h1 pulses following hblkstartc. ra1h1repa/b/c 12 0 to 15 hclk pulses hblk repeat area 1. number of h1 repetitions for hblkstarta/b/c. ra2h1repa/b/c 12 0 to 15 hclk pulses hblk repeat area 2. number of h1 repetitions for hblkstarta/b/c. ra3h1repa/b/c 12 0 to 15 hclk pulses hblk repeat area 3. number of h1 repetitions for hblkstarta/b/c. ra4h1repa/b/c 12 0 to 15 hclk pulses hblk repeat area 4. number of h1 repetitions for hblkstarta/b/c. ra5h1repa/b/c 12 0 to 15 hclk pulses hblk repeat area 5. number of h1 repetitions for hblkstarta/b/c. ra0h2repa/b/c 12 0 to 15 hclk pulses for each a, b, and c hblk repeat area 0. number of h2 repetitions for hblkstarta/b/c in hblk mode 2 for even lines; odd li nes are defined using hblkalt_pat. [3:0] ra0h2repa. number of h2 pulses following hblkstarta. [7:4] ra0h2repb. number of h2 pulses following hblkstartb. [11:8] ra0h2repc. number of h2 pulses following hblkstartc. ra1h2repa/b/c 12 0 to 15 hclk pulses hblk repeat area 1. number of h2 repetitions for hblkstarta/b/c. ra2h2repa/b/c 12 0 to 15 hclk pulses hblk repeat area 2. number of h2 repetitions for hblkstarta/b/c. ra3h2repa/b/c 12 0 to 15 hclk pulses hblk repeat area 3. number of h2 repetitions for hblkstarta/b/c. ra4h2repa/b/c 12 0 to 15 hclk pulses hblk repeat area 4. number of h2 repetitions for hblkstarta/b/c. ra5h2repa/b/c 12 0 to 15 hclk pulses hblk repeat area 5. number of h2 repetitions for hblkstarta/b/c. hblkstarta 13 0 to 8191 pixel location hblk repeat area start position a for hblk mode 2. hblkstartb 13 0 to 8191 pixel location hblk repeat area start position b for hblk mode 2. hblkstartc 13 0 to 8191 pixel location hblk repeat area start position c for hblk mode 2. hblkalt_pat1 3 0 to 5 even repeat area hblk mode 2, odd field repeat area 0 pattern, selected from even field. repeat areas previously defined. hblkalt_pat2 3 0 to 5 even repeat area hblk mode 2, odd field repeat area 1 pattern. hblkalt_pat3 3 0 to 5 even repeat area hblk mode 2, odd field repeat area 2 pattern. hblkalt_pat4 3 0 to 5 even repeat area hblk mode 2, odd field repeat area 3 pattern. hblkalt_pat5 3 0 to 5 even repeat area hblk mode 2, odd field repeat area 4 pattern. hblkalt_pat6 3 0 to 5 even repeat area hblk mode 2, odd field repeat area 5 pattern.
ad9974 rev. a | page 22 of 52 hblk mode 1 operation enable multiple repeats of the hblk signal by setting hblk_mode to 1. in this mode, the hblk pattern can be generated using a different set of registers: hblkstart, hblkend, hblklen, and hblkrep, along with the six toggle positions (see figure 28 ). separate toggle positions are available for even and odd lines. if alternation is not needed, load the same values into the registers for even (hblktoge) and odd (hblktogo) lines. generating hblk line alternation hblk mode 0 and hblk mode 1 provide the ability to alternate different hblk toggle positions on even and odd lines. separate toggle positions are available for even and odd lines. if even/odd line alternation is not required, load the same values into the registers for even (hblktoge) and odd (hblktogo) lines. increasing h-clock width during hblk hblk mode 0 and hblk mode 1 allow the h1 to h4 pulse width to be increased during the hblk interval. as shown in figure 29 , the h-clock frequency can be reduced by a factor of 1/2, 1/4, 1/6, 1/8, 1/10, 1/12, and so on, up to 1/30. to enable this feature, the hclk_width register (address 0x34[7:4]) is set to a value between 1 and 15. when this register is set to 0, the wide hclk feature is disabled. the reduced frequency occurs only for h1 to h4 pulses that are located within the hblk area. the hclk_width register is generally used in conjunction with special hblk patterns to generate vertical and horizontal mixing in the ccd. note that the wide hclk feature is available only in hblk mode 0 and hblk mode 1, not in hblk mode 2. table 13. hclk width register register length (bits) description hclk_width 4 controls h1 to h4 width during hblk as a fraction of pixel rate. 0 = same frequency as pixel rate. 1 = 1/2 pixel frequency, that is, doubles the hclk pulse width. 2 = 1/4 pixel frequency. 3 = 1/6 pixel frequency. 4 = 1/8 pixel frequency. 5 = 1/10 pixel frequency. 15 = 1/30 pixel frequency. hblk h-blank repeating pattern is created using hblklen and hblkrep registers. h1/h3 h2/h4 hblkstart hblktoge1 hblktoge2 hblkend hblktoge3 hbl k toge4 hblklen hblkrep number 1 hblkrep number 2 hblkrep number 3 hblkrep = 3 05955-028 figure 28. hblk repeating pattern using hblkmode = 1 hblk h-clock frequency can be reduced during hblk by 1/2 (as shown), 1/4, 1/6, 1/8, 1/10, 1/12, and so on, up to 1/30 using hblkwidth register. h1/h3 h2/h4 1/f pix 2 (1/f pix ) 0 5955-029 figure 29. generating wide h-clock pulses during hblk interval
ad9974 rev. a | page 23 of 52 hblk mode 2 operation hblk mode 2 allows more advanced hblk pattern operation. if unevenly spaced hclk pulses in multiple areas are needed, hblk mode 2 can be used. using a separate set of registers, hblk mode 2 can divide the hblk region into up to six repeat areas (see table 12 ). as shown in figure 31 , each repeat area shares a common group of toggle positions, hblkstarta, hblkstartb, and hblkstartc. however, the number of toggles following each start position can be unique in each repeat area by using the rah1rep and rah2rep registers. as shown in figure 30 , setting the rah1repa/rah1repb/ rah1repc or rah2repa/rah2repb/rah2repc registers to 0 masks hclk groups from appearing in a particular repeat area. figure 31 shows only two repeat areas being used, although six are available. it is possible to program a separate number of repeat area repetitions for h1 and h2, but generally the same value is used for both h1 and h2. figure 31 shows the following example: ra0h1repa/ra0h1repb/ra0h1repc = ra0h2repa/ra0h2repb/ra0h2repc = ra1h1repa/ra1h1repb/ra1h1repc = ra1h2repa/ra1h2repb/ra1h2repc = 2. furthermore, hblk mode 2 allows a different hblk pattern on even and odd lines. the hblkstarta, hblkstartb, and hblkstartc registers, as well as the rah1repa/rah1repb/ rah1repc and rah2repa/rah2repb/rah2repc registers, define operation for the even lines. for separate control of the odd lines, the hblkalt_pat registers specify up to six repeat areas on the odd lines by reordering the repeat areas used for the even lines. new patterns are not available, but the order of the previously defined repeat areas on the even lines can be changed for the odd lines to accommodate advanced ccd operation. h1 h2 hblkstart a hblkend repeat area 0 hd b c repeat area 1 repeat area 2 repeat area 3 repeat area 4 repeat area 5 mask a, b, c pulses in any repeat area by setting ra*h*rep* = 0 change number of a, b, c pulses in any repeat area using ra*h*rep* registers create up to 3 groups of toggles a, b, c common in all repeat areas 0 5955-030 figure 30. hblk mode 2 operation hblk h1 h2 hblkstart hblkstarta hblkend hblklen repeat area 0 hblkrep = 2 to create 2 repeat areas hd repeat area 1 hblkstartb hblkstartc ra0h1repa ra0h1repb ra0h1repc all ra*h*repa, b, c registers = 2, to create 2 hclk pulses ra1h1re pa ra1h1repb ra1h1repc ra0h2re pa ra0h2repb ra0h2repc ra1h2repa ra1h2repb ra1h2repc 05955-031 figure 31. hblk mode 2 registers
ad9974 rev. a | page 24 of 52 hblk, pblk, and clpob toggle positions the ad9974 uses an internal horizontal pixel counter to position the hblk, pblk, and clpob toggle positions. the horizontal counter does not reset to 0 until 12 cli periods after the falling edge of hd. this 12-cycle pipeline delay must be considered when determining the register toggle positions. for example, if clpob_tog1 is 100 and the pipeline delay is not considered, the final toggle position is applied at 112. to obtain the correct toggle positions, the toggle position registers must be set to the desired toggle position minus 12. for example, if the desired toggle position is 100, clpob_tog should be set to 88 (that is, 100 ? 12). figure 49 shows the 12-cycle pipeline delay referenced to the falling edge of hd. caution toggle positions cannot be programmed during the 12-cycle delay from the hd falling edge until the h-counter has reset. see figure 33 for an example of this restriction. 1. hblktog1 60 (60 ? 12) = 48 2. hblktog2 100 (100 ? 12) = 88 3. clpob_tog1 103 (103 ? 12) = 91 4. clpob_tog2 112 (112 ? 12) = 100 desired toggle position actual register value h1 clpob pixel no. hd 112 103100 60 0 12 34 05955-032 figure 32. example of register setting to obtain desired toggle positions vd hd no toggle positions allowed in this area notes 1. toggle positions cannot be programmed within 12 pixels of pixel 0 location. h-counter (pixel counter) n-1 n 0 1 2 n-2n-3 n-4n-5n-6n-7n-8n-9 n-10 n-11n-12 h-counter reset xxxx 05955-033 figure 33. restriction for toggle position placement
ad9974 rev. a | page 25 of 52 complete fieldcombining h-patterns after the h-patterns are created, they combine to create different readout fields. a field consists of up to nine different regions determined by the scp registers. within each region, a different h-pattern group can be selected up to a maximum of 32 groups. registers to control the h-patterns are located in the field registers. table 31 describes the field registers. h-pattern selection the h-patterns are stored in the hpat memory, as described in table 20 . the user decides how many h-pattern groups are required, up to a maximum of 32, and then uses the hpat_sel registers to select which h-pattern group is output in each region of the field. figure 34 shows how to use the hpat_sel and scp registers. the scp registers create the line boundaries for each region. vd region 0 field settings: 1. sequence change positions (scp0-8) define each of the nine available regions in the field. 2. hpat_sel selects the desired h-pattern for each region. h-patterns hd scp 1 scp 2 hpat_sel0 hpat_sel1 s c p3 hpat_sel2 s c p4 hpat_sel3 s c p5 hpat_sel4 s c p8 hpat_sel8 region 1 region 2 region 3 region 4 region 8 scp 0 05955-034 figure 34. complete fiel d divided into regions table 14. field registers register length (bits) range description scpx 13 0 to 8191 line number sequence change pos ition for each region. selects an individual line. hpat_selx 5 0 to 31 h-patterns selected h-pattern for each region of the field. clpob_pol 9 high/low clpob start polarity settings for each region of the field. clpob_pat 9 0 to 9 patterns clpob patter n selector for each region of the field. clpobmaskstartx, clpobmaskendx 13 number of lines clpob mask positions for up to three masking configurations. pblk_pol 9 high/low pblk start polarity settings for each region of the field. pblk_pat 9 0 to 9 patterns pblk pattern selector for each region of the field. pblkmaskstartx, pblkmaskendx, 13 number of lines pblk mask positions for up to three masking configurations.
ad9974 rev. a | page 26 of 52 mode registers the mode registers contain registers to select the final field timing of the ad9974. typically, all of the field and h-pattern group information is programmed into the ad9974 at startup. during operation, the mode registers allow the user to select any combi- nation of field timing to meet the current requirements of the system. the advantage of using the mode registers in conjunction with preprogrammed timing is that they greatly reduce the system programming requirements during camera operation. only a few register writes are required when the camera operating mode is changed, rather than having to write in all of the vertical timing information with each camera mode change. a basic still camera application can require five fields of hori- zontal timing: one for draft mode operation, one for autofocusing, and three for still image readout. with the ad9974, all of the register timing information for the five fields is loaded at startup. then, during camera operation, the mode registers select which field timing to activate, depending on how the camera is being used. the ad9974 supports up to seven field sequences selected from up to 31 preprogrammed field groups using the field_sel registers. when fieldnum is greater than 1, the ad9974 starts with field 1 and increments to each field n at the start of each vd. figure 35 provides examples of mode configuration settings. this example assumes to have four field groups, field group 0 to field group 3, stored in memory. table 15. mode registers register length (bits) range description hpatnum 5 0 to 31 h-pattern groups total number of h-pattern groups, starting at address 0x800. fieldnum 3 0 to 7 fields total number of appl ied fields. set to 1 for single-field operation. field_sel1 5 0 to 31 field groups selected first field. field_sel2 5 0 to 31 field groups selected second field. field_sel3 5 0 to 31 field groups selected third field. field_sel4 5 0 to 31 field groups selected fourth field. field_sel5 5 0 to 31 field groups selected fifth field. field_sel6 5 0 to 31 field groups selected sixth field. field_sel7 5 0 to 31 field groups selected seventh field.
ad9974 rev. a | page 27 of 52 example 1: total fields = 3, first field = field 0, second field = field 1, third field = field 2 example 2: total fields = 1, first field = field 3 example 3: total fields = 4, first field = field 5, second field = field 1, third field = field 4, fourth field = field 2 field 3 field 0 field 1 field 2 field 5 field 1 field 4 field 2 field 3 field 2 field 1 field 0 h-pattern memory field_sel1 = 0 field_sel2 = 1 field_sel3 = 2 field_sel1 = 3 field_sel1 = 5 field_sel2 = 1 field_sel3 = 4 field_sel4 = 2 05955-035 figure 35. example of mode configurations
ad9974 rev. a | page 28 of 52 horizontal timing sequence example figure 36 shows an example of a ccd layout. the horizontal register contains 28 dummy pixels that occur on each line clocked from the ccd. in the vertical direction, there are 10 optical black (ob) lines at the front of the readout and two at the back of the readout. the horizontal direction has four ob pixels in the front and 48 in the back. figure 37 shows the basic sequence layout to use during the effective pixel readout. the 48 ob pixels at the end of each line are used for the clpob signals. pblk is optional and is often used to blank the digital outputs during the hblk time. hblk is used during the vertical shift interval. because pblk is used to isolate the cds input (see the analog front end description and operation section), do not use the pblk signal during clpob operation. the change in the offset behavior that occurs during pblk impacts the accuracy of the clpob circuitry. the hblk, clpob, and pblk parameters are programmed in the v-sequence registers. more elaborate clamping schemes, such as adding a separate sequence to clamp all the shielded ob lines, can be used. this requires configuring a separate v-sequence for clocking out the ob lines. the clpobmask registers are also useful for disabling the clpob on a few lines without affecting the setup of the clamping sequences. it is important to use clpob only during valid ob pixels. during other portions on the frame timing, such as vertical blanking or sg line timing, the ccd does not output valid ob pixels. any clpob pulse that occurs during this time causes errors in clamping operation and, therefore, changes in the black level of the image. horizontal ccd register effective image area 28 dummy pixels 48 ob pixels 4 ob pixels 10 vertical ob lines 2 vertical ob lines v h 05955-036 figure 36. example ccd configuration vertical shift vert. shift ccd output shp shd h1/h3 h2/h4 hblk pblk clpob optical black dummy effective pixels ob optical black hd notes 1. pblk active (low) should not be used during clpob active (low). 0 5955-037 figure 37. horizontal sequence example
ad9974 rev. a | page 29 of 52 analog front end description and operation 6db ~ 42db ccdin cli digital filter clpob dc restore optical black clamp 14-bit adc vga dac cds internal v ref 2v full scale precision timing generation shp shd 1.2v output data latch reft refb dout phase v-h timing generation shp shd dout phase clpob pblk 0.4v 1.4v ad9974 0.1f vga gain register 0.1f 0.1f clamp level register 14 pblk ?3db, 0db, +3db, +6db pblk pblk (when dcbyp = 1) shp s1 1 s2 2 blank to zero or clamp level 1 s1 is normally closed. 2 s2 is normally open. dout cds gain register vd hd 0 5955-038 figure 38. channel a and channel b analog front end functional block diagram the ad9974 signal processing chain is shown in figure 38 . each processing step is essential for achieving a high quality image from the raw ccd pixel data. dc restore to reduce the large dc offset of the ccd output signal, a dc restore circuit is used with an external 0.1 f series coupling capacitor. this restores the dc level of the ccd signal to approxi- mately 1.2 v, making it compatible with the 1.8 v core supply voltage of the ad9974. the dc restore switch is active during the shp sample pulse time. the dc restore circuit can be disabled when the optional pblk signal is used to isolate large-signal swings from the ccd input (see the analog preblanking section). bit 6 of address 0x00 controls whether the dc restore is active during the pblk interval. analog preblanking during certain ccd blanking or substrate clocking intervals, the ccd input signal to the ad9974 may increase in amplitude beyond the recommended input range. the pblk signal can be used to isolate the cds input from large-signal swings. as shown in figure 38 , when pblk is active (low), the cds input is isolated from the ccdin pin (s1 open) and is internally shorted to ground (s2 closed). during the pblk active time, the adc outputs can be programmed to output all 0s or the programmed clamp level. note that because the cds input is shorted during pblk, the clpob pulse should not be used during the same active time as the pblk pulse. correlated double sampler (cds) the cds circuit samples each ccd pixel twice to extract the video information and to reject low frequency noise. the timing shown in figure 21 illustrates how the two internally generated cds clocks, shp and shd, are used to sample the reference level and data level of the ccd signal, respectively. the placement of the shp and shd sampling edges is determined by the setting of the shploc and shdloc register located at address 0x36. placement of these two clock signals is critical for achieving the best performance from the ccd. the cds gain is variable in four steps by using the afe register address 0x04: ?3 db, 0 db (default), +3 db, and +6 db. improved noise performance results from using the +3 db and +6 db settings, but the input range is reduced (see table 5 ).
ad9974 rev. a | page 30 of 52 input configurations the cds circuit samples each ccd pixel twice to extract the video information and reject low frequency noise (see figure 39 ). there are three possible configurations for the cds: inverting cds mode, noninverting cds mode, and sha mode. the cdsmode register (address 0x00[9:8]) selects which configuration is used. sha1 sha2 shd shp diff amp cds_out ccdinp ccdinm 05955-039 figure 39. cds block diagram (conceptual) inverting cds mode for this configuration, the signal from the ccd is applied to the positive input of the (ccdinp) cds system with the minus side (ccdinm) grounded (see figure 40 ). the cdsmode register setting for this configuration is 0x00. traditional ccd applications use this configuration with the reset level established below the avdd supply level by the ad9974 dc restore circuit, at approximately 1.5 v. the maximum saturation level is 1.0 v below the reset level, as shown in figure 41 and table 16 . a maxi- mum saturation voltage of 1.4 v is also possible when using the minimum cds gain setting. image sensor sha/ cds ccdinm ccdinp ad9974 notes 1. coupling capacitor is not required for certain black level reference voltages. 0 5955-040 figure 40. single in put cds configuration (n) signal sampl e (n) reset sample (n + 1) reset sample v dd reset level (v rst ) signal level (v fs ) 0 5955-041 figure 41. traditional inverting cds signal table 16. inverting voltage levels signal level symbol min (mv) typ (mv) max (mv) saturation v fs 1000 1400 reset v rst v dd ? 500 v dd ? 300 v dd supply voltage v dd 1600 1800 2000 noninverting input if the noninverting input is desired, the reset (or black) level signal is established at a voltage above ground potential. saturation (or white) level is approximately 1 v. samples are taken at each signal level. see figure 42 and table 17 . (n) signal sample (n) reset sample (n + 1) reset sample gnd reset level (v rst ) signal level (v fs ) 05955-042 figure 42. noninverting cds signal table 17. noninverting voltage levels signal level symbol min (mv) typ (mv) max (mv) saturation v fs 1000 1400 reset v rst 0 250 500
ad9974 rev. a | page 31 of 52 sha modedifferential input configuration this configuration uses a differential input sample/hold amplifier (sha) (see figure 43 ). image sensor sha/ cds ccdinm ccdinp ad9974 05955-043 figure 43. sha modedifferential input configuration in this configuration, a signal is applied to the ccdinp input and, simultaneously, an inverse signal is applied to the ccdinm input. sampling occurs on both signals at the same time. this creates the differential output for amplification and the adc (see figure 44 and table 18 ). (n + 1) signal sample (n) signal sample input_pos input_neg peak signal level (v fs ) black sign a l level (v blk ) minimum signal level (v min ) gnd 05955-044 figure 44. sha modedifferential input signal table 18. sha modedifferential voltage levels signal level symbol min (mv) typ (mv) max (mv) black v blk 0 saturation v fs 1000 v dd ? 300 1400 minimum v min 0 1800 sha modedc-coupled, singleCended input the sha mode can also be used in a single-ended fashion, with the signal from the image sensor applied to the cds/sha using a single input, ccdinp. this is similar to the differential configu- ration, except in this case, the ccdinm line is held at a constant dc voltage, establishing a reference level that matches the image sensor reference voltage (see figure 45 ). image sensor sha/ cds ccdinm ccdinp ad9974 notes 1. dc voltage above ground maybe used to match the sensor reference level. 05955-045 figure 45. sha modesingleCended input configuration, dc-coupled referring to figure 46 and tabl e 19 , the ccdinm signal is a constant dc voltage set at a level above ground potential. the sensor signal is applied to the other input, and samples are taken at the signal minimum and at a point of signal maximum. the resulting differential signal is the difference between the signal and the reference voltage. (n + 1) signal sample (n) signal sample input_pos input_neg peak signal level (v fs ) black signal level (v blk ) minimum signal level (v min ) gnd 0 5955-046 figure 46. sha modesingleCende d input signal (dc-coupled) table 19. sha modesingle-ended input voltages signal level symbol min (mv) typ (mv) max (mv) black v blk 0 saturation v fs 1000 1400 minimum v min 0 cds timing control the timing shown in figure 21 illustrates how the two internally generated cds clocks, shp and shd, are used to sample the reference level and data level of the ccd signal, respectively. the placement of the shp and shd sampling edges is determined by the setting of the shploc and shdloc register located at address 0x36. placement of these two clock signals is critical in achieving the best performance from the ccd. sha timing control when sha mode is selected, only the shploc setting is used to sample the input signal, but the shdloc signal should still be programmed to an edge setting of shploc + 32.
ad9974 rev. a | page 32 of 52 variable gain amplifier optical black clamp the vga stage provides a gain range of approximately 6 db to 42 db, programmable with 10-bit resolution through the serial digital interface. a gain of 6 db is needed to match a 1 v input signal with the adc full-scale range of 2 v. when compared to 1 v full-scale systems, the equivalent gain range is 0 db to 36 db. the optical black clamp loop is used to remove residual offsets in the signal chain and track low frequency variations in the ccd black level. during the optical black (shielded) pixel interval on each line, the adc output is compared with a fixed black level reference, selected by the user in the clamp level register. the value can be programmed between 0 lsb and 1023 lsb in 1023 steps. the vga gain curve follows a linear-in-db characteristic. the exact vga gain is calculated for any gain register value by the resulting error signal is filtered to reduce noise, and the correction value is applied to the adc input through a dac. normally, the optical black clamp loop is turned on once per horizontal line, but this loop can be updated more slowly to suit a particular application. if external digital clamping is used during postprocessing, the ad9974 optical black clamping can be disabled using bit 3 in afe register address 0x00. when the loop is disabled, the clamp level register can still be used to provide fixed offset adjustment. gain (db) = (0.0359 code ) + 5.1 db where code is the range of 0 to 1023. vga gain register code v g a gain (db) 42 36 30 24 18 12 6 0 127 255 383 511 639 767 895 1023 05955-047 note that if the clpob loop is disabled, higher vga gain settings reduce the dynamic range because the uncorrected offset in the signal path is gained up. the clpob pulse should be aligned with the optical black pixels of the ccd. it is recommended that the clpob pulse duration be at least 20 pixels wide. shorter pulse widths can be used, but the ability of the loop to track low frequency variations in the black level is reduced. see the horizontal clamping and blanking section for more timing information. figure 47. vga gain curve adc digital data outputs the ad9974 uses a high performance adc architecture opti- mized for high speed and low power. differential nonlinearity (dnl) performance is typically better than 0.5 lsb. the adc uses a 2 v input range. see figure 5 , figure 6 , and figure 7 for typical noise performance and linearity plots for the ad9974. the ad9974 digital output data is latched using the doutphase register value, as shown in figure 38 . output data timing is shown in figure 22 . the switching of the data outputs can couple noise back into the analog signal path. to minimize any switching noise while using default shploc and shdloc, it is recommended that the doutphasep register be set to a value between 36 and 47. other settings can produce good results, but experimentation is necessary.
ad9974 rev. a | page 33 of 52 applications information recommended power-up sequence when the ad9974 is powered up, the following sequence is recommended (see figure 48 for each step). 1. turn on the power supplies for the ad9974 and apply cli clock. there is no required sequence for turning on each supply. 2. although the ad9974 contains an on-chip power-on reset, a software reset of the internal registers is recommended. write 1 to the sw_rst register (address 0x10) to reset all the internal registers to their default values. this bit is self- clearing and automatically resets to 0. 3. write to the desired registers to configure high speed timing and horizontal timing. note that all testmode registers must be written as described in the complete register listing section. 4. to place the part into normal power operation, write 0 to the standby and refbuf_pwrdn registers (address 0x00). 5. the precision timing core must be reset by writing 1 to the tgcore_rst register (address 0x14). this starts the internal timing core operation. 6. write 1 to the out_control register (address 0x11). the next vd/hd falling edge allows register updates to occur, including out_control, which enables all clock outputs. additional restrictions when operating, note the following restrictions: ? the hd falling edge should be located in the same cli clock cycle as the vd falling edge or after the vd falling edge. the hd falling edge should not be located between one and five cycles prior to the vd falling edge. ? if possible, perform all start-up serial writes with vd and hd disabled. this prevents unknown behavior caused by partial updating of registers before all information is loaded. the internal horizontal counter is reset 12 cli cycles after the falling edge of hd. see figure 49 for details on how the internal counter is reset. power supplies cli (input) serial writes vd (input) hd (input) hi-z by default clocks active when outcontrol register is updated at vd/hd edge 1h 1st field 1v 0v ad9974 supplies h-clocks h1, h3, rg h2, h4 4 23 5 6 1 05955-048 figure 48. recommended power-up sequence
ad9974 rev. a | page 34 of 52 example register settings for power-up the following settings can be used for basic operation. a single clpob pulse is used with only h-pattern and one field. additio nal hpats and fields can be added, as needed, along with different clpob toggle positions. 010 0000001 //software reset 028 0000001 //total number of h-pattern groups = 1 800 0064000 //hpat0 hblktogo1, togo2 settings 801 3ffffff //unused hblk odd toggles set to zero or max value 802 3ffffff //unused hblk odd toggles set to zero or max value 803 0064000 //hpat0 hblktoge1, toge2 settings 804 3ffffff //unused hblk even toggles set to zero or max value 805 3ffffff //unused hblk even toggles set to zero or max value 806 0000000 //hblk starta, b are not used 807 0000000 //hblk startc is not used 808 0000000 //hblk alternation patterns are not used 809 0000000 //hblklen, hblkrep not used, hblk masking pol = 0 80a 0000000 //hblkstart, end not used 80b 0000000 //test, set to zero 80c 00dc05a //clpob pat 0 toggles 80d 3ffffff //clpob pat 1 toggles not used, set to max 80e 3ffffff //pblk pat 0 toggles not used, set to max 80f 3ffffff //pblk pat 1 toggles not used, set to max 810 1000000 //field0 scp0, scp1 811 1000800 //scp2, scp3 set same as scp1 812 1000800 //scp4, scp5 set same as scp1 813 1000800 //scp6, scp7 set same as scp1 814 0000800 //scp8 set same as scp1 815 0000000 //select hpat0 for all regions 816 0000000 //select hpat0 for all regions 817 0000000 //test, set to zero 818 0000001 //clpob start polarity = high 819 1000800 //clpob masking set to highest scp value (no mask) 81a 1000800 //clpob masking set to highest scp value (no mask) 81b 1000800 //clpob masking set to highest scp value (no mask) 81c 0000001 //pblk start polarity = high 81d 1000800 //pblk masking set to highest scp value (no mask) 81e 0000000 //pblk masking set to highest scp value (no mask) 81f 0000000 //pblk masking set to highest scp value (no mask) 02a 0000001 //total number of fields = 1 02b 0000000 //field select = field0 02c 0000000 //field select = field0 000 0000008 //afe settings 014 0000001 //reset tgcore 011 0000001 //enable outputs
ad9974 rev. a | page 35 of 52 notes 1. external hd falling edge is latched by cli rising edge, then latched again by shd internal falling edge. 2. internal h-counter is always reset 11.5 clock cycles after the internal hd falling edge. 3. depending on the value of shdloc, h-counter reset can occur 12 or 13 cli clock edges after the external hd falling edge. 4. shploc = 0 is shown in the above example. in this case, the h-counter reset occurs 12 cli rising edges after hd falling edge . 5. hd falling edge should occur coincident with vd falling edge (within same cli cycle) or after vd falling edge. hd falling edge should not occur within 1 and 5 cli cycles immediately before vd falling edge. vd hd cli 3ns min t clidly 11.5 cycles xxxxxxxxxxxxxx0 1 2 t vdhd h-counter reset shd internal hd internal h-counter (pixel counter) 3ns min 05955-049 figure 49. horizontal counter pipeline delay vd hd no toggle positions allowed in this area notes 1. toggle positions cannot be programmed within 12 pixels of pixel 0 location. h-counter (pixel counter) h-counter reset x x x x x x n?11 n?10 n?9 n?8 n?7 n?6 n?5 n?4 n?3 n?2 n?1 0 1 2 n 0 5955-050 figure 50. no-toggle positions additional restrictions ? if possible, perform all start-up serial writes with vd and hd disabled. this prevents unknown behavior caused by partial updating of registers before all information is loaded. when operating, note the following restrictions: ? the hd falling edge should be located in the same cli clock cycle as the vd falling edge or later than the vd falling edge. the hd falling edge should not be located within 1 cycle prior to the vd falling edge. the internal horizontal counter is reset 12 cli cycles after the falling edge of hd. see figure 49 for details on how the internal counter is reset.
ad9974 rev. a | page 36 of 52 standby mode operation the ad9974 contains two standby modes to optimize the overall power dissipation in a particular application. bit 1 and bit 0 of address 0x00 control the power-down state of the device. standby[1:0] = 00 = normal operation (full power) standby[1:0] = 01 = reference standby mode standby[1:0] = 10 or 11 = total shutdown mode (lowest power) table 20 summarizes the operation of each power-down mode. the out_control register takes priority over the reference standby mode in determining the digital output states, but total shutdown mode takes priority over out_control. total shutdown mode has the lowest power consumption. when returning from total shutdown mode to normal operation, the timing core must be reset at least 100 s after the standby register is written to. there is an additional register to disable the internal voltage reference buffer (address 0x00[2]) independently. by default the buffer is disabled, but it must be enabled for normal operation. cli frequency change if the input clock, cli, is interrupted or changes to a different frequency, the timing core must be reset for proper operation. after the cli clock has settled to the new frequency, or the previous frequency has resumed, write 0 and then 1 to the tgcore_rst register (address 0x14). this guarantees proper timing core operation. table 20. standby mode operation i/o block total shutdown (default) 1 , 2 out_control = low 2 reference standby afe off no change only reft, refb on timing core off no change on h1 high-z low low (4.3 ma) h2 high-z high high (4.3 ma) h3 high-z low low (4.3 ma) h4 high-z high high (4.3 ma) hl high-z low low (4.3 ma) rg high-z low low (4.3 ma) dout low 3 low low 1 to exit total shutdown, write 00 to st andby (address 0x00, bits[1:0]), then reset the timing core after 100 s to guarantee pr oper settling. 2 total shutdown mode takes priority over out _ control for determining the output polarities. 3 the status of the dout pins is unknown at power-up. low status is guaranteed in total shutdown mode after the power-up sequenc e is completed.
ad9974 rev. a | page 37 of 52 circuit configuration the ad9974 recommended circuit configuration is shown in figure 51 . achieving good image quality from the ad9974 requires careful attention to pcb layout. all signals should be routed to maintain low noise performance. the ccd_a and ccd_b output signals should be directly routed to pin a1 and pin a7, respectively, through a 0.1 f capacitor. the master clock, cli_x, should be carefully routed to pin a3 and pin a9 to minimize interference with the ccdin_x, reft_x, and refb_x signals. the digital outputs and clock inputs should be connected to the digital asic away from the analog and ccd clock signals. placing series resistors close to the digital output pins may help reduce digital code transition noise. if the digital outputs must drive a load larger than 20 pf, buffering is recommended to minimize additional noise. if the digital asic can accept gray code, the outputs of the ad9974 can be selected to output data in gray code format using register 0x01[2]. compared with binary coding, gray coding helps reduce potential digital transition noise. the h1_x to h4_x and rg_x traces should have low inductance to avoid excessive distortion of the signals. heavier traces are recommended because of the large transient current demand on h1_x to h4_x from the capacitive load of the ccd. if possible, physically locating the ad9974 closer to the ccd reduces the inductance on these lines. as always, the routing path should be as direct as possible from the ad9974 to the ccd. the cli_x and ccdin_x pcb traces should be carefully matched in length and impedance to achieve optimal channel-to-channel matching performance. 3 v system compatibility the ad9974 typical circuit connections for a 3 v system are shown in figure 51 . this application uses an external 3.3 v supply connected to the iovdd input of the ad0074, which also serves as the ldo input. the ldo generates a 1.8 v output for the ad9974 core supply voltages, avdd and dvdd. the ldoout pin can then be connected directly to the avdd and dvdd pins. in this configuration, the ldoen pin is tied high to enable the ldo. alternatively, a separate 1.8 v regulated supply voltage may be used to power the avdd and dvdd pins. in this case, the ldoout pin needs to be left floating, and the ldoen pin needs to be grounded. a typical circuit configuration for a 1.8 v system is shown in figure 51 . grounding and decoupling recommendations as shown in figure 51 , a single ground plane is recommended for the ad9974. this ground plane needs to be as continuous as possible, particularly around the p-type, ai-type, and a-type pins to ensure that all analog decoupling capacitors provide the lowest possible impedance path between the power and bypass pins and their respective ground pins. all high frequency decoupling capacitors need to be located as close as possible to the package pins. all the supply pins must be decoupled to ground with good quality, high frequency chip capacitors. there also needs to be a 4.7 f or larger bypass capacitor for each main supply, that is, avdd, rgvdd, hvdd, and drvdd, although this is not necessary for each individual pin. in most applications, it is easier to share the supply for rgvdd and hvdd, which can be done as long as the individual supply pins are separately bypassed. a separate 3 v supply can be used for drvdd, but this supply pin still needs to be decoupled to the same ground plane as the rest of the chip. a separate ground for drvss is not recommended. the reference bypass pins (reft, refb) must be decoupled to ground as close as possible to their respective pins. the bridge capacitor between reft and refb is recommended for pixel rates greater than 40 mhz. the analog input capacitor (ccdinm, ccdinp) also needs to be located close to the pin. the gnd connections should be tied to the lowest impedance ground plane on the pcb. performance does not degrade if several of these gnd connections are left unconnected for routing purposes.
ad9974 rev. a | page 38 of 52 a4 cli_a d1 refb_a c1 reft_a b2 sl_a c2 sdata_a d2 sck_a e1 hd_a e2 vd_a e4 hvdd_a e3 hvss_a f4 h1a f3 h2a d4 h3a d3 h4a f1 dvdd_a f2 dvss_a g1 d0_a (lsb) h1 d1_a j1 d2_a k1 d3_a g2 d4_a h2 d5_a k2 d6_a g3 d7_a h3 d8_a b7 avss_b a9 cli_b d7 refb_b c7 reft_b b8 sl_b c8 sdata_b d8 sck_b e7 hd_b e8 vd_b e10 hvdd_b e9 hvss_b f10 h1b f9 h2b d10 h3b d9 h4b f7 dvdd_b f8 dvss_b g7 d0_b (lsb) h7 d1_b j7 d2_b k7 d3_b g8 d4_b h8 d5_b k8 d6_b g9 d7_b j3 d9_a k4 d10_a j4 d11_a h4 d12_a g4 d13_a (msb) k3 drvdd_a j2 drvss_a f5 gnd g5 gnd h5 gnd j5 gnd k5 gnd k6 gnd j6 gnd h6 gnd g6 gnd f6 gnd j8 drvss_b k9 drvdd_b g10 d13_b (msb) h10 d12_b j10 d11_b k10 d10_b j9 d9_b h9 d8_b b1 avss_a a3 avdd_a c3 c4 b4 a5 ldo_out_a b3 iovdd_a b5 gnd c5 gnd d5 gnd e5 gnd e6 gnd d6 gnd c6 gnd b6 gnd b9 b10 c10 c9 a8 avdd_b ad9974 1.8v analog supply common master clock input vd common input hd common input 3v driver + 3v driver 4 1.8v analog supply h1b?h4b outputs common maste r clock input vd common input hd common input 4 chn a data outputs 14 chn b data outputs 14 3 rg_b driver supply rg_b rg_b output 1.8v ldo output b 1.8v analog supply rg_a rg_a output 1.8v ldo output a + 1.8v analog supply 3v iovdd suppl y not drawn to scale h1a?h4a driver supply serial interface for chn a serial interface for chn b h1b?h4b driver supply h1a?h4a outputs 4.7f 0.1f 0.1f rgvdd_b rgvss_b 0.1f ldo_out_b 0.1f 3v iovdd supply iovdd_b 0.1f 0.1f rg_a driver supply + 4.7f rgvss_a rgvdd_a 0.1f 0.1f 0.1f 0.1f 0.1f 0.1f 0.1f 0.1f 0.1f 0.1f 0.1f 4.7f 4.7f 0.1f ccdinm_a ccdinp_a ccd signal_a plus a2 a1 a10 a6 a7 ccd signal_b plus ccdinm_b ccdinp_b 0.1f 0.1f figure 51. recommended circuit configuration
ad9974 rev. a | page 39 of 52 3-wire serial interface timing all of the internal registers of the ad9974 are accessed through a 3-wire serial interface. each register consists of a 12-bit address and a 28-bit data-word. both the 12-bit address and 28-bit data- word are written starting with the lsb. to write to each register, a 40-bit operation is required, as shown in figure 52 . although many registers are fewer than 28 bits wide, all 28 bits must be written for each register. for example, if the register is only 20 bits wide, the upper eight bits are dont cares and must be filled with 0s during the serial write operation. if fewer than 28 data bits are written, the register is not updated with new data. figure 53 shows a more efficient way to write to the registers, using the ad9974 address auto-increment capability. using this method, the lowest desired address is written first, followed by multiple 28-bit data-words. each new 28-bit data-word is automatically written to the next highest register address. by eliminating the need to write each 12-bit address, faster register loading is achieved. continuous write operations can be used, starting with any register location. a4 a5 a2 a3 sdata a0a1 a6 a8a9a10a11 d0 d1 d2 d3 d25 d26 d27 sl a7 t ls t ds 12-bi t a ddress 28-bit dat a 5 40 6 7 8 9 10111213141516 3839 t lh t dh notes 1. sdata bits are latched on sck rising edges. sck can idle high or low between write operations. 2. all 40 bits must be written: 12 bits for address and 28 bits for data. 3. if the register length is <28 bits, then zeros must be used to complete the 28-bit data length. 4. new data values are updated in the specified register location at different times, depending on the particular register written to. see the updating of new register values section for more information. sck 1234 05955-052 figure 52. serial write operation sdata a0a1a2 a10a11d0d1 d26d27 sck sl a3 notes 1. multiple sequential registers can be loaded continuously. 2. the first (lowest address) register address is written, followed by multiple 28-bit data-words. 3. the address automatically increments with each 28-bit data-word (all 28 bits must be written). 4. sl is held low until the last desired register has been loaded. d0 d1 d26 d27 d0 data for starting register address data for next register address d2 d1 1 40 2 3 4 11121314 39 4241 6867 70 69 71 0 5955-053 figure 53. continuous serial write operation
ad9974 rev. a | page 40 of 52 layout of internal registers the ad9974 address space is divided into two register areas, as shown in figure 54 . in the first area, address 0x00 to address 0x72 contain the registers for the afe, miscellaneous functions, vd/hd parameters, i/o control, mode control, timing core, and update control functions. the second area of the address space, beginning at address 0x800, consists of the registers for the h-pattern groups and fields. this is a configurable set of register spaces; the user can decide how many h-patterns and fields are used in a particular design. the ad9974 supports the use of up to 32 h-patterns. register 0x28 specifies the total number of h-pattern groups. the starting address for the h-pattern groups is always 0x800. the starting address for the field registers is determined by the number of h-pattern groups. each h-pattern group and field occupies 16 register addresses. the starting address for the field registers is based on the number of h-pattern groups and is equal to 0x800 plus the number of h-pattern groups times 16. it is important to note that the h-pattern and field registers must always occupy a continuous block of addresses. figure 55 shows an example when three h-pattern groups and two fields are used. the starting address for the h-pattern groups is always 0x800. because hpatnum is 3, the h-pattern groups occupy 48 address locations (that is, 16 registers 3 h-pattern groups). the starting address of the field registers for this example is 0x830 (that is, 0x800 + 48 (decimal)). note that the decimal value must be converted to a hex number before adding it to 0x800. the ad9974 address space contains many unused addresses. any undefined addresses between address 0x00 and address 0x7ff should not be written to; otherwise, the ad9974 may operate incorrectly. continuous register writes should be performed carefully so that undefined registers are not written to. fixed register are a afe registers miscellaneous function registers vd/hd registers i/o registers mode control registers timing core registers test registers update control registers invalid?do not access configurable register are a h-pattern groups fields addr 0x000 a ddr 0x7ff hpat start 0x800 field start max 0xfff notes 1. the h-pattern and field registers must always occupy a continuous block of addresses. 05955-054 figure 54. layout of ad9974 registers 2 fields (16 2 = 32 registers) 3 h-pattern groups (16 3 = 48 registers) unused memory a ddr 0x800 a ddr 0x830 a ddr 0x850 max 0xfff 05955-055 figure 55. example register configuration
ad9974 rev. a | page 41 of 52 updating of register values the internal registers of the ad9974 are updated at different times, depending on the particular register. table 21 summarizes the three types of register updates. the tables in the complete register listing section also contain a column with update type to identify when each register is updated. ? sck updatedsome of the registers are updated immediately as the 28th data bit (d27) is written. these registers are used for functions that do not require gating with the next vd boundary, such as power-up and reset functions. ? vd updatedmany of the registers are updated at the next vd falling edge. by updating these values at the next vd edge, the current field is not corrupted, and the new register values are applied to the next field. the vd update can be further delayed past the vd falling edge by using update register address 0x17. this delays the vd-updated register updates to any hd line in the field. note that the field registers are not affected by the update register. ? scp updatedall of the h-pattern group registers are updated at the next scp when they are used. table 21. register update types update type description sck updated register is immediately updated wh en the 28th data bit (d27) is clocked in. vd updated register is updated at the vd falling edge. vd-updated regist ers can be delayed further by using the update register at address 0x17. field registers are not affected by the update register. scp updated register is updated at the next scp when the register is used.
ad9974 rev. a | page 42 of 52 complete register listing all addresses and default values are expressed in hexadecimal. when an address contains less than 28 data bits, all remaining b its must be written as 0s. all testmode registers must be set to the specified values. table 22. afe registers address data bit content default value update name description 0x00 [1:0] 3 sck standby standby modes. 0 = normal operation. 1= band gap reference in standby. 2, 3 = total power-down. [2] 1 refbuf_pwrdn reference buffer for reft and refb power control. 0 = reft/refb internally driven. 1 = reft/refb not driven. [3] 1 clampenable clamp enable control. 0 = disable black clamp. 1 = enable black clamp. [5:4] 0 testmode test operation only. set to 0. [6] 0 pblk_lvl pblk level control. 0 = blank to 0. 1 = blank to clamp level. [7] 0 dcbyp dc restore circuit control. 0 = enable dc restore circuit during pblk. 1 = bypass dc restore circuit during pblk. [9:8] 0 cdsmode cds operation. 0 = normal (inverting) cds mode. 1 = sample and hold (sha) mode. 2 = positive cds mode. 3 = invalid, do not use. [16:10] 0 testmode test operation only. set to 0. [27:17] unused set unused bits to 0. 0x01 [1:0] 0 sck testmode test operation only. set to 0. [2] 0 grayencode gray coding adc outputs. 0 = disable. 1 = enable. [3] 0 testmode test operation only. set to 0. [4] 1 testmode test operation only. set to 0. [27:5] unused set unused bits to 0. 0x02 [0] 0 sck testmode test operation only. set to 0. [27:1] unused set unused bits to 0. 0x03 [23:0] ffffff sck testmode test operation only. set to ffffff. [27:24] unused set unused bits to 0. 0x04 [1:0] 1 vd cdsgain cds gain setting. 0 = ?3 db. 1 = 0 db (default). 2 = +3 db. 3 = +6 db. [27:2] unused set unused bits to 0. 0x05 [9:0] f vd vgagain vga gain. 6 db to 42 db (0.035 db per step). [27:10] unused set unused bits to 0. 0x06 [9:0] 1ec vd clamplevel optical black clamp level. 0 lsb to 1023 lsb (1 lsb per step). [27:10] unused set unused registers to 0. 0x07 [27:0] 0 testmode test operation only . set to 0 if this register is accessed. 0x08 [27:0] 0 testmode test operation only . set to 0 if this register is accessed. 0x09 [27:0] 0 testmode test operation only . set to 0 if this register is accessed. 0x0a [27:0] 0 testmode test operation on ly. set to 0 if this register is accessed. 0x0b [27:0] 0 testmode test operation only . set to 0 if this register is accessed.
ad9974 rev. a | page 43 of 52 address data bit content default value update name description 0x0c [27:0] 0 vd testmode test operation on ly. set to 0 if this register is accessed. 0x0d [0] 0 vd clidivide cli divide. 1 = divide cli input frequency by 2. [3:1] 0 testmode test operation only. set to 0. [27:4] unused set unused bits to 0. 0x0e [27:0] sck unused set unus ed register to 0 if accessed. 0x0f [27:0] sck unused set unus ed register to 0 if accessed. table 23. miscellaneous registers address data bit content default value update name description 0x10 [0] 0 sck sw_rst software reset. bit self-clears to 0 when a reset occurs. 1 = reset address 0x00 to address 0xff to default values. [27:1] unused set unused bits to 0. 0x11 [0] 0 vd out_control output control. 0 = make all outputs dc inactive. 1 = enable outputs at next vd edge. [27:1] unused set unused bits to 0. 0x12 [1:0] 0 sck testmode test operation only. set to 0. [27:2] unused set unused bits to 0. 0x13 [0] 0 sck testmode test operation only. set to 0. [27:1] unused set unused bits to 0. 0x14 [0] 0 sck tgcore_rst timing core reset bar. 0 = hold in reset. 1 = resume operation. [27:1] unused set unused bits to 0. 0x15 [0] 0 sck cli_bias enable bias for cli input (see figure 11 ). 0 = disable bias (cli input is dc-coupled). 1 = enable bias (cli input is ac-coupled). [27:1] unused set unused bits to 0. 0x16 [0] 0 sck testmode test operation only. set to 0. [27:1] unused set unused bits to 0. 0x17 [12:0] 0 sck update serial interface update line. sets the line (hd) within the field to update the vd-updated registers. disabled when preventup = 1. [13] 0 preventup prevents normal update of vd-updated registers. 0 = normal update at vd. 1 = prevent update of vd-updated registers. [27:14] unused set unused bits to 0. 0x18 [27:0] 0 testmode test operation only . set to 0 if this register is accessed. 0x19 [27:0] 0 testmode test operation only . set to 0 if this register is accessed. 0x1a to 0x1f [27:0] unused set unused bits to 0. table 24. vd/hd registers address data bit content default value update name description 0x20 [0] 0 sck testmode test operation only. set to 0. [27:1] unused set unused bits to 0. 0x21 [0] 0 sck vdhdpol vd/hd active polarity. 0 = active low. 1 = active high. [2:1] 0 testmode test operation only. set to 0. [27:3] unused set unused bits to 0. 0x22 [27:0] 0 testmode test operation only . set to 0 if this register is accessed.
ad9974 rev. a | page 44 of 52 table 25. i/o control registers address data bit content default value update name description 0x23 [0] 0 sck testmode test operation only. set to 0. [1] 0 testmode test operation only. set to 0. [2] 0 io_nvr iovdd voltage range for vd, hd, sck, sdata, and sl. 0 = 1.8 v. 1 = 3.3 v. the i/os are 3 v tolerant, so there is no problem having higher than 1.8 v inputs at start-up, but this register should be set to 1 at initialization if using higher than 1.8 v supplies. [3] 0 data_nvr drvdd voltage range. [4] 0 testmode test operation only. set to 0. [7:5] 1 hclkmode selects hclk output configuration (see table 9 ). [27:8] unused set unused bits to 0. 0x24 [27:0] 0 testmode test operation only . set to 0 if this register is accessed. 0x25 [27:0] 0 testmode test operation only . set to 0 if this register is accessed. 0x26 [27:0] 0 testmode test operation only . set to 0 if this register is accessed. 0x27 [27:0] 0 testmode test operation only . set to 0 if this register is accessed. table 26. mode registers address data bit content default value update name description 0x28 [4:0] 0 vd hpatnum total number of h-pattern groups. [27:5] unused set unused bits to 0. 0x29 [27:0] unused set unused register to 0 if accessed. 0x2a [2:0] 0 vd fieldnum total number of fields. set to 1 for single-field operation. [27:3] unused set unused bits to 0. 0x2b [4:0] 0 vd field_sel1 selected first field. [9:5] 0 vd field_sel2 selected second field. [14:10] 0 field_sel3 selected third field. [19:15] 0 field_sel4 selected fourth field. [24:20] 0 field_sel5 selected fifth field. [27:25] unused set unused bits to 0. 0x2c [4:0] 0 vd field_sel6 selected sixth field. [9:5] 0 field_sel7 selected seventh field. [27:10] unused set unused bits to 0. 0x2d [27:0] sck unused set unused regist er to 0 if this register is accessed. 0x2e [27:0] sck unused set unused regist er to 0 if this register is accessed. 0x2f [27:0] sck unused set unused regist er to 0 if this register is accessed.
ad9974 rev. a | page 45 of 52 table 27. timing core registers address data bit content default value update name description 0x30 [5:0] 0 sck h1posloc h1 rising edge location. [7:6] unused set unused bits to 0. [13:8] 20 h1negloc h1 falling edge location. [15:14] 0 testmode test operation only. set to 0. [16] 1 h1pol h1 polarity control. 0 = inverse of figure 21 . 1 = no inversion. [27:17] unused set unused bits to 0. 0x31 [5:0] 0 sck h2posloc h2 rising edge location. [7:6] unused set unused bits to 0. [13:8] 20 h2negloc h2 falling edge location. [15:14] 0 testmode test operation only. set to 0. [16] 1 h2pol h2 polarity control. 0 = inverse of figure 21 . 1 = no inversion. [27:17] unused set unused bits to 0. 0x32 [5:0] 0 sck testmode test operation only. set to 0. [7:6] unused set unused bits to 0. [13:8] 20 testmode test operation only. set to 20. [15:14] 0 testmode test operation only. set to 0. [16] 1 testmode test operation only. set to 1. [27:17] unused set unused bits to 0. 0x33 [5:0] 0 sck rgposloc rg rising edge location. [7:6] unused set unused bits to 0. [13:8] 10 rgnegloc rg falling edge location. [15:14] 0 testmode test operation only. set to 0. [16] 1 rgpol rg polarity control. 0 = inverse of figure 21 . 1 = no inversion. [27:17] unused set unused bits to 0. 0x34 [0] 0 sck h1blkretime retime h1 hblk to internal clock. 0 = no retime. 1 = enable retime. recommended setting is enable re time. enabling retime adds one cycle delay to programmed hblk positions. [1] 0 h2blkretime retime h2 hblk to internal clock. [2] 0 testmode test operation only. set to 0 [3] 0 testmode test operation only. set to 0 [7:4] 0 hclk_width enables wide h-clocks during hblk interval. 0 = disable (see table 13 ). [27:8] unused set unused bits to 0. 0x35 [2:0] 1 sck h1drv h1 drive strength. 0 = off. 1 = 4.3 ma. 2 = 8.6 ma. 3 = 12.9 ma. 4 = 17.2 ma. 5 = 21.5 ma. 6 = 25.8 ma. 7 = 30.1 ma. [3] unused set unused bits to 0. [6:4] 1 h2drv h2 drive strength. [7] unused set unused bits to 0.
ad9974 rev. a | page 46 of 52 address data bit content default value update name description [10:8] 1 h3drv h3 drive strength. [11] unused set unused bits to 0. [14:12] 1 h4drv h4 drive strength. [15] unused set unused bits to 0. [18:16] testmode test operation only. set to 0. [19] unused set unused bits to 0. [22:20] 1 rgdrv rg drive strength. [27:23] 0 unused set unused bits to 0. 0x36 [5:0] 0 sck shdloc shd sampling edge location. [11:6] 20 shploc shp sampling edge location. [17:12] 10 shpwidth shp width. contro ls input dc restore switch active time. [27:18] unused set unused bits to 0. 0x37 [5:0] 0 sck doutphasep dout positive edge phase control. [11:6] 20 doutphasen dout negative edge phase control. set doutphasen = doutphasep + 0x20. [12] 0 dclkmode 0 = dclk tracks dout phase. 1 = dclk is cli post-schmitt trigger and post-divider when clidivide = 1. [14:13] 2 clkdata_sel data output clock selection. 0 = no delay. 1 = ~4 ns. 2 = ~8 ns. 3 = ~12 ns. [15] 0 inv_dclk 0 = no invert. 1 = invert dclk to output. [27:16] unused set unused bits to 0. 0x38 [27:0] unused set unused register to 0 if this register is accessed. 0x39 [27:0] unused set unused register to 0 if this register is accessed. 0x3a [27:0] unused set unused regist er to 0 if this register is accessed. 0x3b [27:0] unused set unused regist er to 0 if this register is accessed. 0x3c [27:0] unused set unused regist er to 0 if this register is accessed. 0x3d [27:0] unused set unused regist er to 0 if this register is accessed. table 28. test registersdo not access address data bit content default value update name description 0x3e [18:0] 4b020 sck testmode test operation only. set to 4b020. [27:19] unused set unused bits to 0. 0x3f [27:0] sck unused set unused regist er to 0 if these registers are accessed. 0x40 [3:0] f sck testmode test operation only. set to f if accessed. [9:4] 0 testmode test operation only. set to 0. [27:10] unused set unused bits to 0. 0x41 to 0x4f [27:0] sck unused set unused register to 0 if these registers are accessed. 0x50 to 0x5f [27:0] sck unused set unused register to 0 if these registers are accessed.
ad9974 rev. a | page 47 of 52 table 29. update control registers address data bit content default value update name description 0x60 [15:0] 1803 sck afe_updt_sck enable sck update of afe register s. each bit corresponds to one address location. afe_updt_sck[0] = 1, update address 0x00 on sl rising edge. afe_updt_sck[1] = 1, update address 0x01 on sl rising edge. afe_updt_sck[15] = 1, update address 0x0f on sl rising edge. [27:16] unused set unused register = 0 if accessed. 0x61 [15:0] e7fc sck afe_updt_vd enable vd update of afe registers. each bit corresponds to one address location. afe_updt_vd[0] = 1, update address 0x00 on vd rising edge. afe_updt_vd[1] = 1, update address 0x01 on vd rising edge. afe_updt_vd[15] = 1, update address 0x0f on vd rising edge. [27:16] unused set unused register to 0 if accessed. 0x62 [15:0] f8fd sck misc_updt_sck enable sck update of miscellaneous registers. address 0x10 to address 0x1f. [27:16] unused set unused register to 0 if accessed. 0x63 [15:0] 0702 sck misc_updt_vd enable vd update of miscellaneous registers, address 0x10 to address 0x1f. [27:16] unused set unused register to 0 if accessed. 0x64 [15:0] fff9 sck vdhd_updt_sck enable sck update of vdhd registers, address 0x20 to address 0x22. [27:16] unused set unused register to 0 if accessed. 0x65 [15:0] 0006 sck vdhd_updt_vd enable vd update of vdhd registers, address 0x20 to address 0x22. [27:16] unused set unused register to 0 if accessed. 0x66 [15:0] ffff sck tgcore_updt_sck enable sck update of timing core registers, address 0x30 to address 0x37. [27:16] unused set unused register to 0 if accessed. 0x67 [15:0] 0000 sck tgcore_updt_vd enable vd update of timing core registers, address 0x30 to address 0x37. [27:16] unused set unused register to 0 if accessed. 0x68 to 0x72 [27:0] sck unused set unused register to 0 if accessed. table 30. hpat registers (hpat registers always start at address 0x800) address data bit content default value update name description 0x00 [12:0] x scp hblktogo1 first hblk toggle position for odd lines, or ra0h1repa/b/c. [25:13] x hblktogo2 second hblk toggle po sition for odd lines, or ra1h1repa/b/c. [27:26] x unused set unused bits to 0. 0x01 [12:0] x scp hblktogo3 third hblk toggle position for odd lines, or ra2h1repa/b/c. [25:13] x hblktogo4 fourth hblk toggle po sition for odd lines, or ra3h1repa/b/c. [27:26] x unused set unused bits to 0. 0x02 [12:0] x scp hblktogo5 fifth hblk toggle positi on for odd lines, or ra4h1repa/b/c. [25:13] x hblktogo6 sixth hblk toggle po sition for odd lines, or ra5h1repa/b/c. [27:26] x unused set unused bits to 0. 0x03 [12:0] x scp hblktoge1 first hblk toggle position for even lines, or ra0h2repa/b/c. [25:13] x hblktoge2 second hblk toggle po sition for even lines, or ra1h2repa/b/c. [27:26] x unused set unused bits to 0. 0x04 [12:0] x scp hblktoge3 third hblk toggle position for even lines, or ra2h2repa/b/c. [25:13] x hblktoge4 fourth hblk toggle po sition for even lines, or ra3h2repa/b/c. [27:26] x unused set unused bits to 0.
ad9974 rev. a | page 48 of 52 address data bit content default value update name description 0x05 [12:0] x scp hblktoge5 fifth hblk toggle position for even lines, or ra4h2repa/b/c. [25:13] x hblktoge6 sixth hblk toggle posi tion for even lines, or ra5h2repa/b/c. [27:26] x unused set unused bits to 0. 0x06 [12:0] x scp hblkstarta hblk repeat area start position a. used during hblk mode 2. [25:13] x hblkstartb hblk repeat area st art position b. used during hblk mode 2. [27:26] x unused set unused bits to 0. 0x07 [12:0] x scp hblkstartc hblk repeat area start position c. used during hblk mode 2. [27:13] x unused set unused bits to 0. 0x08 [2:0] x scp hblkalt_pat1 hblk pattern 1 order. used during pixel mixing mode. [5:3] x hblkalt_pat2 hblk pattern 2 order. used during pixel mixing mode. [8:6] x hblkalt_pat3 hblk pattern 3 order. used during pixel mixing mode. [11:9] x hblkalt_pat4 hblk pattern 4 order. used during pixel mixing mode. [14:12] x hblkalt_pat5 hblk pattern 5 order. used during pixel mixing mode. [17:15] x hblkalt_pat6 hblk pattern 6 order. used during pixel mixing mode. [19:18] x hblk_mode hblk mode selection. 0 = normal hblk. 1 = pixel mixing mode. 2 = special pixel mixing mode. 3 = not used. [20] x testmode test operation only. set to 0. [27:21] x unused set unused bits to 0. 0x09 [12:0] x scp hblklen hblk le ngth in hblk alteration modes. [20:13] x hblkrep number of hblk re petitions in hblk alternation modes. [21] x hblkmask_h1 masking polarity for h1/h3 during hblk. [22] x hblkmask_h2 masking polarity for h2/h4 during hblk. [27:23] x unused set unused bits to 0. 0xa [12:0] x scp hblkstart hblk start position used in pixel mixing modes. [25:13] x hblkend hblk end position used in pixel mixing modes. [27:26] x unused set unused bits to 0. 0xb [27:0] x scp testmode test operation only. set to 0. 0xc [12:0] x scp clpob0_tog1 clpob0 toggle position 1. [25:13] x clpob0_tog2 clpob0 toggle position 2. [27:26] x unused set unused bits to 0. 0xd [12:0] x scp clpob1_tog1 clpob1 toggle position 1. [25:13] x clpob1_tog2 clpob1 toggle position 2. [27:26] x unused set unused bits to 0. 0xe [12:0] x scp pblk0_tog1 pblk0 toggle position 1. [25:13] x pblk0_tog2 pblk0 toggle position 2. [27:26] x unused set unused bits to 0. 0xf [12:0] x scp pblk1_tog1 pblk1 toggle position 1. [25:13] x pblk1_tog2 pblk1 toggle position 2. [27:26] x unused set unused bits to 0. table 31. field registers address data bit content default value update name description 0x00 [12:0] x vd scp0 sequence change position 0. [25:13] x scp1 sequence change position 1. [27:26] x unused set unused bits to 0. 0x01 [12:0] x vd scp2 sequence change position 2. [25:13] x scp3 sequence change position 3. [27:26] x unused set unused bits to 0.
ad9974 rev. a | page 49 of 52 address data bit content default value update name description 0x02 [12:0] x vd scp4 sequence change position 4. [25:13] x scp5 sequence change position 5. [27:26] x unused set unused bits to 0. 0x03 [12:0] x vd scp6 sequence change position 6. [25:13] x scp7 sequence change position 7. [27:26] x unused set unused bits to 0. 0x04 [12:0] x vd scp8 sequence change position 8. [27:13] unused set unused bits to 0. 0x05 [4:0] x vd hpat_sel0 selected h-pattern for first region in field. [9:5] x hpat_sel1 selected h-pattern for second region in field. [14:10] x hpat_sel2 selected h-pattern for third region in field. [19:15] x hpat_sel3 selected h-pattern for fourth region in field. [24:20] x hpat_sel4 selected h-pattern for fifth region in field. [27:25] x unused set unused bits to 0. 0x06 [4:0] x vd hpat_sel5 selected h-pattern for sixth region in field. [9:5] x hpat_sel6 selected h-pattern for seventh region in field. [14:10] x hpat_sel7 selected h-pattern for eighth region in field. [19:15] x hpat_sel8 selected h-pattern for ninth region in field. [27:20] x unused set unused bits to 0. 0x07 [27:0] x vd unused set unused bits to 0. 0x08 [8:0] x vd clpob_pol clpob start polarity settings. [17:9] x clpob_pat clpob pattern selector. 0 = clpob0_tog registers are used. 1 = clpob1_tog registers are used. [27:18] x unused set unused bits to 0. 0x09 [12:0] x vd clpobmaskstart1 clpob mask 1 start position. [25:13] x clobmaskend1 clpob mask 1 end position. [27:26] unused set unused bits to 0. 0xa [12:0] x vd clpobmaskstart2 clpob mask 2 start position. [25:13] x clobmaskend2 clpob mask 2 end position. [27:26] x unused set unused bits to 0. 0xb [12:0] x vd clpobmaskstart3 clpob mask 3 start position. [25:13] x clobmaskend3 clpob mask 3 end position. [27:26] x unused set unused bits to 0. 0xc [8:0] x vd pblk_pol pblk start polarity settings for sequence 0 to sequence 8. [17:9] x pblk_pat pblk pattern selector. 0 = pblk0_tog registers are used. 1 = pblk1_tog registers are used. [27:18] x unused set unused bits to 0 0xd [12:0] x vd pblkmaskstart1 pb lk mask region 1 start position. [25:13] x pblkmaskend1 pblk mask region 1 end position. [27:26] x unused set unused bits to 0. 0xe [12:0] x vd pblkmaskstart2 pb lk mask region 2 start position. [25:13] x pblkmaskend2 pblk mask region 2 end position. [27:26] x unused set unused bits to 0. 0xf [12:0] x vd pblkmaskstart3 pblk mask region 3 start position. [25:13] x pblkmaskend3 pblk mask region 3 end position. [27:26] x unused set unused bits to 0.
ad9974 rev. a | page 50 of 52 outline dimensions b c d e f g h j k a seating plane 0.25 min detail a 0.55 0.50 0.45 ball diameter coplanarity 0.12 0.80 bsc 7.20 bsc sq 10 9 8 7 6 5 4 3 2 1 top view ball a1 pad corner detail a 1.40 max 0.65 min a 1 corner index area 9.10 9.00 sq 8.90 compliant to jedec standards mo-205-ab. 012006-0 figure 56. 100-lead chip scale package ball grid array [csp_bga] (bc-100-1) dimensions shown in millimeters ordering guide model temperature range packag e description package option AD9974BBCZ 1 ?25c to +85c 100-lead chip scale package ball grid array [csp_bga] bc-100-1 AD9974BBCZrl 1 ?25c to +85c 100-lead chip scale package ball grid array [csp_bga] bc-100-1 1 z = rohs compliant part.
ad9974 rev. a | page 51 of 52 notes
ad9974 rev. a | page 52 of 52 notes ?2009 analog devices, inc. all rights reserved. trademarks and registered trademarks are the prop erty of their respective owners. d05955-0-10/09(a)

▲Up To Search▲

Price & Availability of AD9974BBCZ

	To Download AD9974BBCZ Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .